专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20110066785A1 Memory Management System and Method Thereof 有权
标题翻译：内存管理系统及其方法
公开(公告)号：US20110066785A1
公开(公告)日：2011-03-17
申请号：US12694470
申请日：2010-01-27
申请人： JIAN LI , JIIN LAI , SHAN-NA PANG , ZHI-QIANG HUI , DI DAI
发明人： JIAN LI , JIIN LAI , SHAN-NA PANG , ZHI-QIANG HUI , DI DAI
IPC分类号： G06F12/10 , G06F12/00 , G06F12/08 , G06F12/12
CPC分类号： G06F12/1036
摘要： A memory management system and method include and use a cache buffer (such as a table look-aside buffer, TLB), a memory mapping table, a scratchpad cache, and a memory controller. The cache buffer is configured to store a plurality of data structures. The memory mapping table is configured to store a plurality of addresses of the data structures. The scratchpad cache is configured to store the base address of the data structures. The memory controller is configured to control reading and writing in the cache buffer and the scratchpad cache. The components are operable together under control of the memory controller to facilitate effective searching of the data structures in the memory management system.
摘要翻译：存储器管理系统和方法包括并使用高速缓冲存储器（例如，表查看缓冲器，TLB），存储器映射表，暂存器缓存和存储器控制器。高速缓存缓冲器被配置为存储多个数据结构。存储器映射表被配置为存储数据结构的多个地址。暂存器缓存被配置为存储数据结构的基址。存储器控制器被配置为控制高速缓冲存储器和暂存器缓存中的读写。这些组件在存储器控制器的控制下一起可操作，以便有效地搜索存储器管理系统中的数据结构。

2. 发明申请

US20110066795A1 STREAM CONTEXT CACHE SYSTEM 有权
标题翻译： STREAM语音高速缓存系统
公开(公告)号：US20110066795A1
公开(公告)日：2011-03-17
申请号：US12829345
申请日：2010-07-01
申请人： XIU-LI GUO , JIIN LAI , ZHI-QIANG HUI , SHUANG-SHUANG QIN
发明人： XIU-LI GUO , JIIN LAI , ZHI-QIANG HUI , SHUANG-SHUANG QIN
IPC分类号： G06F12/08 , G06F12/02
CPC分类号： G06F12/0862 , G06F12/0875 , G06F12/10 , G06F2212/6028
摘要： The present invention is directed to a stream context cache system, which primarily includes a cache and a mapping table. The cache stores plural stream contexts, and the mapping table stores associated stream context addresses in a system memory. Consequently, a host may, according to the content of the mapping table, directly retrieve the stream context that is pre-fetched and stored in the cache, rather than read the stream context from the system memory.
摘要翻译：本发明涉及一种流上下文高速缓存系统，其主要包括高速缓存和映射表。高速缓存存储多个流上下文，并且映射表将相关联的流上下文地址存储在系统存储器中。因此，主机可以根据映射表的内容直接检索预取和存储在高速缓存中的流上下文，而不是从系统存储器读取流上下文。

3. 发明申请

US20110066812A1 TRANSFER REQUEST BLOCK CACHE SYSTEM AND METHOD 有权
标题翻译：传输请求块缓存系统和方法
公开(公告)号：US20110066812A1
公开(公告)日：2011-03-17
申请号：US12829343
申请日：2010-07-01
申请人： SHUANG-SHUANG QIN , JIIN LAI , ZHI-QIANG HUI , XIU-LI GUO
发明人： SHUANG-SHUANG QIN , JIIN LAI , ZHI-QIANG HUI , XIU-LI GUO
IPC分类号： G06F12/08
CPC分类号： G06F12/0862
摘要： The present invention is directed to a transfer request block (TRB) cache system and method. A cache is used to store plural TRBs, and a mapping table is utilized to store corresponding TRB addresses in a system memory. A cache controller pre-fetches the TRBs and stores them in the cache according to the content of the mapping table.
摘要翻译：本发明涉及一种传输请求块（TRB）高速缓存系统和方法。高速缓存用于存储多个TRB，并且利用映射表将对应的TRB地址存储在系统存储器中。缓存控制器根据映射表的内容预取TRB并将其存储在缓存中。

4. 发明申请

US20120144086A1 USB TRANSACTION TRANSLATOR AND A METHOD THEREOF 有权
标题翻译： USB交换转换器及其方法
公开(公告)号：US20120144086A1
公开(公告)日：2012-06-07
申请号：US13089834
申请日：2011-04-19
申请人： JIIN LAI , CHIN-SUNG HSU , TERRANCE SHIH , JINKUAN TANG , BUHENG XU , HUI JIANG
发明人： JIIN LAI , CHIN-SUNG HSU , TERRANCE SHIH , JINKUAN TANG , BUHENG XU , HUI JIANG
IPC分类号： G06F13/20
CPC分类号： G06F13/4059 , G06F13/4291
摘要： The present invention is directed to a universal serial bus (USB) transaction translator and a micro-frame synchronization method. A device interface is coupled to a device via a device bus, and a host interface is coupled to a host via a host bus, wherein the host USB version is higher than the device USB version. At least two buffers configured to store data are disposed between the device interface and the host interface. A controller stores the data in the buffers alternately. A start-of-frame (SOF) counter is used to count the SOF packets, wherein the counting value of the SOF counter is compared to a predefined value. Specifically, the controller resets a SOF timer for sending the SOF packet when the counting value achieves the predefined value or is greater than the predefined value, such that the SOF packet and an isochronous timestamp packet (ITP) from the host are sent at the same time. Further, the controller delays the sending of the SOF packet for a period of time according to the ITP from the host. In another embodiment, the sending period of SOF packets may be dynamically adjusted in isochronous transfer.
摘要翻译：本发明涉及通用串行总线（USB）事务转换器和微帧同步方法。设备接口经由设备总线耦合到设备，并且主机接口通过主机总线耦合到主机，其中主机USB版本高于设备USB版本。配置为存储数据的至少两个缓冲器被布置在设备接口和主机接口之间。控制器交替地将数据存储在缓冲器中。使用起始帧（SOF）计数器对SOF分组进行计数，其中将SOF计数器的计数值与预定义的值进行比较。具体地，当计数值达到预定义值或大于预定值时，控制器复位用于发送SOF分组的SOF定时器，使得来自主机的SOF分组和等时时间戳分组（ITP）以相同的方式发送时间。此外，控制器根据来自主机的ITP延迟SOF分组的发送一段时间。在另一个实施例中，SOF分组的发送周期可以在等时传输中动态调整。

5. 发明申请

US20120084471A1 USB TRANSACTION TRANSLATOR AND A MICRO-FRAME SYNCHRONIZATION METHOD 有权
标题翻译： USB交换转换器和微型帧同步方法
公开(公告)号：US20120084471A1
公开(公告)日：2012-04-05
申请号：US12959277
申请日：2010-12-02
申请人： JINKUAN TANG , JIIN LAI , BUHENG XU , HUI JIANG
发明人： JINKUAN TANG , JIIN LAI , BUHENG XU , HUI JIANG
IPC分类号： G06F13/00
CPC分类号： G06F13/385 , G06F13/4059
摘要： The present invention is directed to a universal serial bus (USB) transaction translator and a micro-frame synchronization method. A device interface is coupled to a device via a device bus, and a host interface is coupled to a host via a host bus, wherein the host USB version is higher than the device USB version. At least two buffers configured to store data are disposed between the device interface and the host interface. A controller stores the data in the buffers alternately. A start-of-frame (SOF) counter is used to count the SOF packets, wherein the counting value of the SOF counter is compared to a predefined value. Specifically, the controller resets a SOF timer for sending the SOF packet when the counting value achieves the predefined value or is greater than the predefined value, such that the SOF packet and an isochronous timestamp packet (ITP) from the host are sent at the same time. Further, the controller delays the sending of the SOF packet for a period of time according to the ITP from the host.
摘要翻译：本发明涉及通用串行总线（USB）事务转换器和微帧同步方法。设备接口经由设备总线耦合到设备，并且主机接口通过主机总线耦合到主机，其中主机USB版本高于设备USB版本。配置为存储数据的至少两个缓冲器被布置在设备接口和主机接口之间。控制器交替地将数据存储在缓冲器中。使用起始帧（SOF）计数器对SOF分组进行计数，其中将SOF计数器的计数值与预定义的值进行比较。具体地，当计数值达到预定义值或大于预定值时，控制器复位用于发送SOF分组的SOF定时器，使得来自主机的SOF分组和等时时间戳分组（ITP）以相同的方式发送时间。此外，控制器根据来自主机的ITP延迟SOF分组的发送一段时间。

6. 发明申请

US20120084485A1 USB TRANSACTION TRANSLATOR AND AN ISOCHRONOUS-IN TRANSACTION METHOD 有权
标题翻译： USB交易转换器和异步交易方法
公开(公告)号：US20120084485A1
公开(公告)日：2012-04-05
申请号：US12959261
申请日：2010-12-02
申请人： JINKUAN TANG , JIIN LAI , BUHENG XU , HUI JIANG
发明人： JINKUAN TANG , JIIN LAI , BUHENG XU , HUI JIANG
IPC分类号： G06F13/20
CPC分类号： G06F13/385 , G06F13/387
摘要： The present invention is directed to a universal serial bus (USB) transaction translator and an associated IN isochronous transaction method. A device interface is coupled to a device via a device bus, and a host interface is coupled to a host via a host bus, wherein the host USB version is higher than the device USB version. At least two buffers configured to store data are disposed between the device interface and the host interface. A controller stores the data in the buffers alternately. A register is used to record device bus information. Before the host sends an IN packet, the controller pre-fetches data from the device according to the device bus information and then stores the data in the buffers; the controller responds with the pre-fetched data to the host after the host sends the IN packet.
摘要翻译：本发明涉及通用串行总线（USB）事务转换器和相关的IN等时事务处理方法。设备接口经由设备总线耦合到设备，并且主机接口通过主机总线耦合到主机，其中主机USB版本高于设备USB版本。配置为存储数据的至少两个缓冲器被布置在设备接口和主机接口之间。控制器交替地将数据存储在缓冲器中。寄存器用于记录设备总线信息。在主机发送IN数据包之前，控制器根据设备总线信息从设备预取数据，然后将数据存储在缓冲区中; 在主机发送IN数据包之后，控制器会将预取的数据作为响应。

7. 发明申请

US20120084469A1 USB TRANSACTION TRANSLATOR AND A BULK TRANSACTION METHOD 有权
标题翻译： USB交易转换器和大容量交易方法
公开(公告)号：US20120084469A1
公开(公告)日：2012-04-05
申请号：US12959299
申请日：2010-12-02
申请人： JINKUAN TANG , JIIN LAI , BUHENG XU , HUI JIANG
发明人： JINKUAN TANG , JIIN LAI , BUHENG XU , HUI JIANG
IPC分类号： G06F5/14
CPC分类号： G06F13/385
摘要： The present invention is directed to a universal serial bus (USB) transaction translator and an associated IN/OUT bulk transaction method. A device interface is coupled to a device via a device bus, and a host interface is coupled to a host via a host bus, wherein the host USB version is higher than the device USB version. At least two buffers configured to store data are disposed between the device interface and the host interface. A controller stores the data in the buffers alternately. In a bulk-IN transaction, before the host sends an IN packet, the controller pre-fetches data and stores the data in the buffers until all the buffers are full or a requested data length has been achieved; the pre-fetched data are then sent to the host after the host sends the IN packet. In a bulk-OUT transaction, the controller stores the data sent from the host in the buffers, and the data are then post-written to the device.
摘要翻译：本发明涉及通用串行总线（USB）事务转换器和相关的IN / OUT批量交易方法。设备接口经由设备总线耦合到设备，并且主机接口通过主机总线耦合到主机，其中主机USB版本高于设备USB版本。配置为存储数据的至少两个缓冲器被布置在设备接口和主机接口之间。控制器交替地将数据存储在缓冲器中。在批量IN事务中，在主机发送IN数据包之前，控制器预取数据并将数据存储在缓冲器中，直到所有缓冲器已满或已达到所请求的数据长度; 在主机发送IN数据包之后，将预取的数据发送到主机。在bulk-OUT事务中，控制器将从主机发送的数据存储在缓冲区中，然后将数据写入设备。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式