专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US10275256B2 Branch prediction in a computer processor 有权
公开(公告)号：US10275256B2
公开(公告)日：2019-04-30
申请号：US15049700
申请日：2016-02-22
申请人： International Business Machines Corporation
发明人： Bruce M. Fleischer , Michael N. Goulet , David S. Levitan , Nicholas R. Orzol
IPC分类号： G06F9/38 , G06F9/30
摘要： Branch prediction in a computer processor, includes: fetching an instruction, the instruction comprising an address, the address comprising a first portion of a global history vector and a global history vector pointer; performing a first branch prediction in dependence upon the first portion of the global history vector; retrieving, in dependence upon the global history vector pointer, from a rolling global history vector buffer, a second portion of the global history vector; and performing a second branch prediction in dependence upon a combination of the first portion and second portion of the global history vector.

2. 发明授权

US09201490B2 Power management for a computer system 有权
标题翻译：计算机系统的电源管理
公开(公告)号：US09201490B2
公开(公告)日：2015-12-01
申请号：US13837655
申请日：2013-03-15
申请人： International Business Machines Corporation
发明人： Pradip Bose , Bruce M. Fleischer , Thomas W. Fox , Hans M. Jacobson , Ravi Nair
IPC分类号： G06F1/26 , G06F1/32 , G06F9/48 , G06F9/44
CPC分类号： G06F1/3243 , G06F1/3228 , G06F1/3234 , G06F1/3275 , G06F1/3278 , G06F3/0656 , G06F9/3877 , G06F9/44 , G06F9/4893 , G06F13/00 , G06F13/1663 , G06F2212/312 , Y02D10/152 , Y02D10/24 , Y02D50/20
摘要： Embodiments include a method for managing power in a computer system including a main processor and an active memory device including powered units, the active memory device in communication with the main processor by a memory link, the powered units including a processing element. The method includes the main processor executing a program on a program thread, encountering a first section of code to be executed by the active memory device, changing, by a first command, a power state of a powered unit on the active memory device based on the main processor encountering the first section of code, the first command including a store command. The method also includes the processing element executing the first section of code at a second time, changing a power state of the main processor from a power use state to a power saving state based on the processing element executing the first section.
摘要翻译：实施例包括一种用于管理计算机系统中的电力的方法，所述计算机系统包括主处理器和包括供电单元的主动存储器设备，所述主存储器设备通过存储器链路与所述主处理器通信，所述动力单元包括处理元件。该方法包括主处理器在程序线程上执行程序，遇到要由有源存储器件执行的代码的第一部分，通过第一命令改变有源存储器件上的供电单元的功率状态，基于主处理器遇到第一部分代码，第一个命令包括一个存储命令。该方法还包括处理元件在第二时间执行代码的第一部分，基于执行第一部分的处理元件，将主处理器的功率状态从功率使用状态改变到省电状态。

3. 发明授权

US09104532B2 Sequential location accesses in an active memory device 有权
标题翻译：有源存储设备中的顺序位置访问
公开(公告)号：US09104532B2
公开(公告)日：2015-08-11
申请号：US13714724
申请日：2012-12-14
申请人： International Business Machines Corporation
发明人： Bruce M. Fleischer , Thomas W. Fox , Hans M. Jacobson , Ravi Nair
IPC分类号： G06F12/00 , G06F17/30 , G06F7/00
CPC分类号： G06F12/00 , G06F9/3877 , G06F11/00 , G06F13/00 , G06F15/785
摘要： Embodiments relate to sequential location accesses in an active memory device that includes memory and a processing element. An aspect includes a method for sequential location accesses that includes receiving from the memory a first group of data values associated with a queue entry at the processing element. A tag value associated with the queue entry and specifying a position from which to extract a first subset of the data values is read. The queue entry is populated with the first subset of the data values starting at the position specified by the tag value. The processing element determines whether a second subset of the data values in the first group of data values is associated with a subsequent queue entry, and populates a portion of the subsequent queue entry with the second subset of the data values.
摘要翻译：实施例涉及包括存储器和处理元件的有源存储器设备中的顺序位置访问。一个方面包括用于顺序位置访问的方法，其包括从存储器接收与处理元件上的队列条目相关联的第一组数据值。读取与队列条目相关联并且指定提取数据值的第一子集的位置的标签值。队列条目用从标签值指定的位置开始的数据值的第一个子集填充。处理元件确定第一组数据值中的数据值的第二子集是否与后续的队列条目相关联，并且用数据值的第二子集填充后续队列条目的一部分。

4. 发明申请

US20150177811A1 POWER MANAGEMENT FOR IN-MEMORY COMPUTER SYSTEMS 有权
标题翻译：内存计算机系统的电源管理
公开(公告)号：US20150177811A1
公开(公告)日：2015-06-25
申请号：US14133861
申请日：2013-12-19
申请人： International Business Machines Corporation
发明人： Pradip Bose , Alper Buyuktosunoglu , Bruce M. Fleischer , Thomas W. Fox , Hans M. Jacobson , Ravi Nair , Augusto J. Vega
IPC分类号： G06F1/32
CPC分类号： G06F1/329 , G06F1/3243 , G06F1/3275 , G06F1/3287 , Y02D10/14 , Y02D10/152 , Y02D10/171 , Y02D10/24
摘要： According to one embodiment, a method for power management of a compute node including at least two power-consuming components is provided. A power capping control system compares power consumption level of the compute node to a power cap. Based on determining that the power consumption level is greater than the power cap, actions are performed including: reducing power provided to a first power-consuming component based on determining that it has an activity level below a first threshold and that power can be reduced to the first power-consuming component. Power provided to a second power-consuming component is reduced based on determining that it has an activity level below a second threshold and that power can be reduced to the second power-consuming component. Power reduction is forced in the compute node based on determining that power cannot be reduced in either of the first or second power-consuming component.
摘要翻译：根据一个实施例，提供了一种用于包括至少两个功耗组件的计算节点的功率管理的方法。功率上限控制系统将计算节点的功耗级别与功率上限进行比较。基于确定功耗水平大于功率上限，执行动作，包括：基于确定其具有低于第一阈值的活动水平并且该功率可以减小到第一功耗组件来提供的功率第一个耗电量的组件。基于确定其具有低于第二阈值的活动水平并且该功率可以减小到第二功耗组件，提供给第二功耗组件的功率被减小。基于确定在第一或第二功耗组件中的任何一个中不能降低功率，在计算节点中强制降低功率。

5. 发明授权

US08990620B2 Exposed-pipeline processing element with rollback 有权
标题翻译：具有回滚的暴露流水线处理元素
公开(公告)号：US08990620B2
公开(公告)日：2015-03-24
申请号：US13677746
申请日：2012-11-15
申请人： International Business Machines Corporation
发明人： Bruce M. Fleischer , Thomas W. Fox , Hans M. Jacobson , Ravi Nair
IPC分类号： G06F11/14
CPC分类号： G06F11/14 , G06F9/30036 , G06F9/30065 , G06F9/30116 , G06F9/3013 , G06F9/3863 , G06F9/3877 , G06F9/3887 , G06F11/1405 , G06F12/10 , Y02D10/13
摘要： An aspect includes providing rollback support in an exposed-pipeline processing element. A system includes the exposed-pipeline processing element with rollback support logic. The rollback support logic is configured to detect an error associated with execution of an instruction in the exposed-pipeline processing element. The rollback support logic determines whether the exposed-pipeline processing element supports replay of the instruction for a predetermined number of cycles. Based on determining that the exposed-pipeline processing element supports replay of the instruction, a rollback action is performed in the exposed-pipeline processing element to attempt recovery from the error.
摘要翻译：一个方面包括在暴露流水线处理元件中提供回滚支持。系统包括具有回滚支持逻辑的暴露流水线处理元件。回滚支持逻辑被配置为检测与暴露流水线处理元件中的指令的执行相关联的错误。回滚支持逻辑确定暴露流水线处理元件是否支持指令预定次数循环的重放。基于确定暴露流水线处理元件支持指令的重放，在暴露流水线处理元件中执行回滚动作以尝试从错误中恢复。

6. 发明申请

US20140130051A1 MAIN PROCESSOR SUPPORT OF TASKS PERFORMED IN MEMORY 有权
标题翻译：主要处理器支持在记忆体中执行的任务
公开(公告)号：US20140130051A1
公开(公告)日：2014-05-08
申请号：US13684657
申请日：2012-11-26
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION
发明人： Bruce M. Fleischer , Thomas W. Fox , Hans M. Jacobson , Ravi Nair
IPC分类号： G06F9/46
CPC分类号： G06F9/46 , G06F9/3877 , G06F9/5044 , G06F2209/509 , Y02D10/22
摘要： According to one embodiment of the present invention, a computer system for executing a task includes a main processor, a processing element and memory. The computer system is configured to perform a method including receiving, at the processing element, the task from the main processor, performing, by the processing element, an instruction specified by the task, determining, by the processing element, that a function is to be executed on the main processor, the function being part of the task, sending, by the processing element, a request to the main processor for execution, the request including execution of the function and receiving, at the processing element, an indication that the main processor has completed execution of the function specified by the request.
摘要翻译：根据本发明的一个实施例，用于执行任务的计算机系统包括主处理器，处理元件和存储器。计算机系统被配置为执行一种方法，包括在处理元件处接收来自主处理器的任务，由处理元件执行由该任务指定的指令，由处理元件确定功能是在所述主处理器上执行所述功能是所述任务的一部分，由所述处理元件向所述主处理器发送请求以执行所述请求，所述请求包括所述功能的执行，并且在所述处理元件处接收所述处理元件的指示，主处理器已完成执行请求指定的功能。

7. 发明申请

US20170286108A1 Processor Core, Processor And Method For Executing A Composite Scalar-Vector Very Lare Instruction Word (VLIW) Instruction 审中-公开
公开(公告)号：US20170286108A1
公开(公告)日：2017-10-05
申请号：US15086947
申请日：2016-03-31
申请人： International Business Machines Corporation
发明人： Bruce M. Fleischer , Thomas Winters FOX , Arpith C. JACOB , Hans Mikael Jacobson , Ravi Nair , Kevin John Patrick O'Brien , Daniel Arthur Prener
IPC分类号： G06F9/30
摘要： A processor core includes a storage device which stores a composite very large instruction word (VLIW) instruction, an instruction unit which obtains the composite VLIW instruction from the storage device and decodes the composite VLIW instruction to determine an operation to perform, and a composite VLIW instruction execution unit which executes the decoded composite VLIW instruction to perform the operation.

8. 发明申请

US20160364364A1 LOW LATENCY DATA EXCHANGE BETWEEN PROCESSING ELEMENTS 有权
公开(公告)号：US20160364364A1
公开(公告)日：2016-12-15
申请号：US14948656
申请日：2015-11-23
申请人： International Business Machines Corporation
发明人： Bruce M. Fleischer , Thomas W. Fox , Hans M. Jacobson , Ravi Nair
IPC分类号： G06F15/173 , G06F13/40 , G06F13/28 , G06F13/42
CPC分类号： G06F13/362 , G06F13/287 , G06F13/4022 , G06F13/4068 , G06F13/4282 , G06F15/17337
摘要： Direct communication of data between processing elements is provided. An aspect includes sending, by a first processing element, data over an inter-processing element chaining bus. The data is destined for another processing element via a data exchange component that is coupled between the first processing element and a second processing element via a communication line disposed between corresponding multiplexors of the first processing element and the second processing element. A further aspect includes determining, by the data exchange component, whether the data has been received at the data exchange element. If so, an indicator is set in a register of the data exchange component and the data is forwarded to the other processing element. Setting the indicator causes the first processing element to stall. If the data has not been received, the other processing element is stalled while the data exchange component awaits receipt of the data.

9. 发明申请

US20160364352A1 LOW LATENCY DATA EXCHANGE BETWEEN PROCESSING ELEMENTS 有权
标题翻译：加工元素之间的低期数据交换
公开(公告)号：US20160364352A1
公开(公告)日：2016-12-15
申请号：US14739014
申请日：2015-06-15
申请人： International Business Machines Corporation
发明人： Bruce M. Fleischer , Thomas W. Fox , Hans M. Jacobson , Ravi Nair
IPC分类号： G06F13/362 , G06F13/40
CPC分类号： G06F13/362 , G06F13/287 , G06F13/4022 , G06F13/4068 , G06F13/4282 , G06F15/17337
摘要： Direct communication of data between processing elements is provided. An aspect includes sending, by a first processing element, data over an inter-processing element chaining bus. The data is destined for another processing element via a data exchange component that is coupled between the first processing element and a second processing element via a communication line disposed between corresponding multiplexors of the first processing element and the second processing element. A further aspect includes determining, by the data exchange component, whether the data has been received at the data exchange element. If so, an indicator is set in a register of the data exchange component and the data is forwarded to the other processing element. Setting the indicator causes the first processing element to stall. If the data has not been received, the other processing element is stalled while the data exchange component awaits receipt of the data.
摘要翻译：提供处理元件之间数据的直接通信。一个方面包括由第一处理单元通过一个处理间链接总线发送数据。数据经由数据交换部件发往另一个处理元件，该数据交换部件经由设置在第一处理元件和第二处理元件的相应复用器之间的通信线路耦合在第一处理元件和第二处理元件之间。另一方面包括由数据交换组件确定数据是否已经在数据交换元件处被接收。如果是这样，则在数据交换组件的寄存器中设置指示符，并将数据转发到另一处理单元。设置指示灯使第一个处理元件停止。如果没有接收到数据，则在数据交换组件等待接收数据的同时处理元件停止。

10. 发明申请

US20160313947A1 ON-CHIP TRAFFIC PRIORITIZATION IN MEMORY 有权
标题翻译：内存中的片上交通优先
公开(公告)号：US20160313947A1
公开(公告)日：2016-10-27
申请号：US15198868
申请日：2016-06-30
申请人： International Business Machines Corporation
发明人： Bruce M. Fleischer , Thomas W. Fox , Hans M. Jacobson , Ravi Nair
IPC分类号： G06F3/06 , G06F13/16 , G06F13/18
CPC分类号： G06F3/0659 , G06F3/061 , G06F3/0625 , G06F3/0673 , G06F9/4881 , G06F13/1626 , G06F13/1663 , G06F13/18 , Y02D10/14
摘要： According to one embodiment, a method for traffic prioritization in a memory device includes sending a memory access request including a priority value from a processing element in the memory device to a crossbar interconnect in the memory device. The memory access request is routed through the crossbar interconnect to a memory controller in the memory device associated with the memory access request. The memory access request is received at the memory controller. The priority value of the memory access request is compared to priority values of a plurality of memory access requests stored in a queue of the memory controller to determine a highest priority memory access request. A next memory access request is performed by the memory controller based on the highest priority memory access request.
摘要翻译：根据一个实施例，一种用于存储器设备中的业务优先级排序的方法包括：将存储器设备中的处理元件中包含优先级值的存储器访问请求发送到存储器设备中的交叉连接。存储器访问请求通过交叉开关互连路由到与存储器访问请求相关联的存储器设备中的存储器控制器。存储器访问请求在存储器控制器处被接收。将存储器访问请求的优先级值与存储在存储器控制器的队列中的多个存储器访问请求的优先级值进行比较，以确定最高优先级的存储器访问请求。存储器控制器基于最高优先级的存储器访问请求来执行下一个存储器访问请求。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式