会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明授权
    • Reducing latency of unified memory transactions
    • 减少统一内存事务的延迟
    • US09489322B2
    • 2016-11-08
    • US14317308
    • 2014-06-27
    • Intel Corporation
    • Mahesh WaghPrashanth Kalluraya
    • H03M13/00G06F13/16G06F13/42H04L1/18
    • G06F13/1631G06F13/4234H04L1/1867
    • In an embodiment, an apparatus includes a consuming logic to request and process data including a critical data portion and a second data portion, the data stored in a memory coupled to a processor interposed between the apparatus and the memory. In addition, the apparatus includes a protocol stack logic coupled to the consuming logic to issue a read request to the memory via the processor to request the data and to receive a plurality of completions responsive to the read request. In an embodiment, the protocol stack logic includes a completion handling logic to send data of a first of the completions to the consuming logic before protocol stack processing is completed on the completions. Other embodiments are described and claimed.
    • 在一个实施例中,装置包括消耗逻辑,用于请求和处理包括关键数据部分和第二数据部分的数据,所述数据存储在耦合到插入在所述装置和所述存储器之间的处理器的存储器中。 此外,该装置包括耦合到消费逻辑的协议栈逻辑,以经由处理器向存储器发出读请求,以响应于读请求来请求数据并接收多个完成。 在一个实施例中,协议栈逻辑包括完成处理逻辑,用于在完成之后完成协议栈处理之前将第一个完成的数据发送到消费逻辑。 描述和要求保护其他实施例。