专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2011156738A3 MULTI-OWNER DEPLOYMENT OF FIRMWARE IMAGES 审中-公开
标题翻译：多媒体图像的多业务部署
公开(公告)号：WO2011156738A3
公开(公告)日：2012-04-05
申请号：PCT/US2011040020
申请日：2011-06-10
申请人： INTEL CORP , SAKTHIKUMAR PALSAMY , SWANSON ROBERT C , ZIMMER VINCENT J , ROTHMAN MICHAEL A , BULUSU MALLIK
发明人： SAKTHIKUMAR PALSAMY , SWANSON ROBERT C , ZIMMER VINCENT J , ROTHMAN MICHAEL A , BULUSU MALLIK
IPC分类号： G06F9/22 , G06F9/06
CPC分类号： G06F21/572 , G06F2221/2141
摘要： A method, apparatus, system, and computer program product for multi-owner deployment of firmware images. The method includes obtaining a signed firmware image that comprises a first code module signed by a first code owner and a second code module signed by a second code owner. The method further includes obtaining an updated first code module comprising updated code for the first code module, verifying that the updated first code module is signed by the first code owner, and updating the signed firmware image with the updated first code module in response to verifying that the updated first code module is signed by the first code owner. The signed firmware image may further comprise an access control list that authorizes updates to the first code module by the first code owner and updates to the second code module by the second code owner.
摘要翻译：一种用于多所有者部署固件映像的方法，设备，系统和计算机程序产品。该方法包括获得包括由第一代码所有者签名的第一代码模块和由第二代码所有者签名的第二代码模块的签名固件映像。该方法还包括获得包括用于第一代码模块的更新代码的更新的第一代码模块，验证更新的第一代码模块是否被第一代码所有者签名，以及响应于验证更新带有更新的第一代码模块的签名固件图像更新的第一代码模块由第一代码所有者签名。签名的固件图像还可以包括访问控制列表，其授权第一代码所有者更新第一代码模块，并由第二代码所有者更新第二代码模块。

2. 发明申请

WO2012018508A3 MULTI-SOCKET SERVER MANAGEMENT WITH RFID 审中-公开
标题翻译：带RFID的多插座服务器管理
公开(公告)号：WO2012018508A3
公开(公告)日：2012-05-03
申请号：PCT/US2011044334
申请日：2011-07-18
申请人： INTEL CORP , SWANSON ROBERT C , ZIMMER VINCENT J , BULUSU MALLIK , ROTHMAN MICHAEL A , SAKTHIKUMAR PALSAMY
发明人： SWANSON ROBERT C , ZIMMER VINCENT J , BULUSU MALLIK , ROTHMAN MICHAEL A , SAKTHIKUMAR PALSAMY
IPC分类号： G06F13/14 , G06F9/22 , G06F11/27 , G06K17/00
CPC分类号： H04L45/02 , H04W4/008 , H04W84/18
摘要： Using radio frequency identification (RFID) tags embedded in processors within a computing system to assist in system initialization processing. The RFID tags provide a separate communication path to other components of the computing system during initialization processing, apart from the system interconnect. When the computing system is powered up, each processor in the system may cause its RFID tag to broadcast data regarding the processor's interconnect location and initialization status. The RFID tags may be sensed by a RFID receiver in the Platform Control Hub (PCH) of the computing system, and each processor's interconnect location and initialization status data may be stored in selected registers within the PCH. When the BIOS executes during system initialization processing, the BIOS may access these PCH registers to obtain the processor's data. The interconnect location and initialization status data may be used by the BIOS to select the optimal routing table and to configure the virtual network within the computing system based at least in part on the optimal routing table and the RFID tag data and without the need for interrogating each processor individually over the system interconnect.
摘要翻译：使用嵌入在计算系统内的处理器中的射频识别（RFID）标签来协助系统初始化处理。除了系统互连，RFID标签在初始化处理期间提供到计算系统的其他组件的单独的通信路径。当计算系统通电时，系统中的每个处理器可能使其RFID标签广播关于处理器的互连位置和初始化状态的数据。 RFID标签可以由计算系统的平台控制中心（PCH）中的RFID接收器感测，并且每个处理器的互连位置和初始化状态数据可以存储在PCH内的选定的寄存器中。当BIOS在系统初始化处理期间执行时，BIOS可以访问这些PCH寄存器以获得处理器的数据。 BIOS可以使用互连位置和初始化状态数据来选择最佳路由表并且至少部分地基于最佳路由表和RFID标签数据来配置计算系统内的虚拟网络，并且不需要询问每个处理器分别通过系统互连。

3. 发明申请

WO2011163263A3 SYSTEM AND METHOD FOR N-ARY LOCALITY IN A SECURITY CO-PROCESSOR 审中-公开
标题翻译：安全协同处理器中的N-ARY本地化的系统和方法
公开(公告)号：WO2011163263A3
公开(公告)日：2012-02-23
申请号：PCT/US2011041294
申请日：2011-06-21
申请人： INTEL CORP , ZIMMER VINCENT J , BULUSU MALLIK , ROTHMAN MICHAEL A , SWANSON ROBERT C , SAKTHIKUMAR PALSAMY
发明人： ZIMMER VINCENT J , BULUSU MALLIK , ROTHMAN MICHAEL A , SWANSON ROBERT C , SAKTHIKUMAR PALSAMY
IPC分类号： G06F21/22
CPC分类号： G06F21/57 , G06F2221/2111 , G06F2221/2151
摘要： Enhancing locality in a security co-processor module of a computing system may be achieved by including one or more additional attributes such as geographic location, trusted time, a hardware vendor string, and one or more environmental factors into an access control space for machine mode measurement of a computing system.
摘要翻译：可以通过将一个或多个附加属性（诸如地理位置，可信时间，硬件供应商串和一个或多个环境因素）包括在用于机器模式的访问控制空间中来实现计算系统的安全协处理器模块中的局部性计算系统的测量。

4. 发明申请

WO2012018525A2 SUPPORTING A SECURE READABLE MEMORY REGION FOR PRE-BOOT AND SECURE MODE OPERATIONS 审中-公开
标题翻译：支持安全可读存储区域，用于预引导和安全模式操作
公开(公告)号：WO2012018525A2
公开(公告)日：2012-02-09
申请号：PCT/US2011044621
申请日：2011-07-20
申请人： INTEL CORP , SWANSON ROBERT C , ZIMMER VINCENT J , WEHAGE ERIC R , BULUSU MALLIK
发明人： SWANSON ROBERT C , ZIMMER VINCENT J , WEHAGE ERIC R , BULUSU MALLIK
IPC分类号： G06F12/14 , G06F9/22 , G06F13/14
CPC分类号： G06F12/1433 , G06F12/1491
摘要： In one embodiment, the present invention includes a method for determining whether an address map of a system includes support for a read only region of system memory, and if so configuring the region and storing protected data in the region. This data, at least some of which can be readable in both trusted and untrusted modes, can be accessed from the read only region during execution of untrusted code. Other embodiments are described and claimed.
摘要翻译：在一个实施例中，本发明包括一种用于确定系统的地址映射是否包括对系统存储器的只读区域的支持以及如果配置该区域并在该区域中存储受保护数据的方法。在可信和不信任的模式中，这些数据中的至少一些可以是可读的，可以在不可信代码的执行期间从只读区域访问。描述和要求保护其他实施例。

5. 发明申请

WO2012040675A3 METHOD TO ENSURE PLATFORM SILICON CONFIGURATION INTEGRITY 审中-公开
标题翻译：确保平台硅配置完整性的方法
公开(公告)号：WO2012040675A3
公开(公告)日：2012-07-12
申请号：PCT/US2011053165
申请日：2011-09-24
申请人： INTEL CORP , SWANSON ROBERT C , DIAMANT NIMROD , ZIMMER VINCENT J , BULUSU MALLIK
发明人： SWANSON ROBERT C , DIAMANT NIMROD , ZIMMER VINCENT J , BULUSU MALLIK
IPC分类号： G06F9/22 , G06F9/06 , G06F13/14
CPC分类号： G06F9/4401 , G06F21/575 , G06F2221/2153
摘要： Some aspects include beginning a power on self test (POST) by a BIOS for a computer system; enumerating the computer system by the BIOS; providing, based on the enumeration of the computer system by the BIOS, at least one configuration setting of the computer system to a management engine (ME) of the computer system; and applying a lock to the at least one configuration setting by the ME to manage a change to the at least one configuration setting, all prior to an ending of the POST.
摘要翻译：一些方面包括通过计算机系统的BIOS开始自检（POST）; 用BIOS列举计算机系统; 基于所述计算机系统对所述计算机系统的枚举，将所述计算机系统的至少一个配置设置提供给所述计算机系统的管理引擎（ME）; 以及对所述ME的所述至少一个配置设置应用锁以管理所述至少一个配置设置的改变，所述更改在所述POST结束之前。

6. 发明申请

WO2012018889A3 PROVIDING FAST NON-VOLATILE STORAGE IN A SECURE ENVIRONMENT 审中-公开
标题翻译：在安全环境中提供快速非易失性存储
公开(公告)号：WO2012018889A3
公开(公告)日：2012-04-19
申请号：PCT/US2011046380
申请日：2011-08-03
申请人： INTEL CORP , SWANSON ROBERT C , BULUSU MALLIK , ZIMMER VINCENT J
发明人： SWANSON ROBERT C , BULUSU MALLIK , ZIMMER VINCENT J
IPC分类号： G06F13/14 , G06F13/16 , G06F21/00
CPC分类号： G06F21/572 , G06F21/72 , G06F21/74 , G06F21/79 , G06F21/85 , G06F2221/2107 , G06F2221/2113 , G06F2221/2115
摘要： In one embodiment, a peripheral controller coupled to a processor can include a storage controller. This storage controller can control access to a non-volatile storage coupled to the peripheral controller. The storage may include both secure and open partitions, and the storage controller can enable access to the secure partition only when the processor is in a secure mode. In turn, during unsecure operation such as third party code execution, visibility of the secure partition can be prevented. Other embodiments are described and claimed.
摘要翻译：在一个实施例中，耦合到处理器的外围控制器可以包括存储控制器。该存储控制器可以控制对耦合到外围控制器的非易失性存储器的访问。存储可能包括安全和开放分区，只有当处理器处于安全模式时，存储控制器才可以访问安全分区。反过来，在诸如第三方代码执行的不安全操作期间，可以防止安全分区的可见性。描述并要求保护其他实施例。

7. 发明申请

WO2012018529A3 METHODS AND APPARATUS TO PROTECT SEGMENTS OF MEMORY 审中-公开
标题翻译：保护记忆部分的方法和装置
公开(公告)号：WO2012018529A3
公开(公告)日：2012-05-24
申请号：PCT/US2011044744
申请日：2011-07-20
申请人： INTEL CORP , SWANSON ROBERT C , WEHAGE ERIC R , ZIMMER VINCENT J , BULUSU MALLIK
发明人： SWANSON ROBERT C , WEHAGE ERIC R , ZIMMER VINCENT J , BULUSU MALLIK
IPC分类号： G06F12/16 , G06F9/48 , G06F11/08 , G06F12/00
CPC分类号： G06F11/004 , G06F11/1008
摘要： Methods and apparatus to protect segments of memory are disclosed herein. An example method includes intercepting an interrupt request indicating an error; determining whether a first segment of memory is corrupt, the first segment of memory being designated as a protected region of memory; when the protected region of memory is corrupt, repairing the corrupted region of memory using a parity block of code; and in response to validating the protected region of memory, generating an interrupt enabling a utilization of code stored in the protected region of memory to handle the error associated with the interrupt request.
摘要翻译：本文公开了保护存储器段的方法和装置。示例性方法包括拦截指示错误的中断请求; 确定存储器的第一段是否损坏，所述第一存储器段被指定为存储器的保护区域; 当存储器的保护区域损坏时，使用奇偶校验块修复存储器的损坏区域; 并且响应于验证存储器的受保护区域，产生能够使用存储在存储器的保护区域中的代码来处理与中断请求相关联的错误的中断。

8. 发明申请

WO2011025626A9 PROVIDING STATE STORAGE IN A PROCESSOR FOR SYSTEM MANAGEMENT MODE 审中-公开
标题翻译：在系统管理模式的处理器中提供状态存储
公开(公告)号：WO2011025626A9
公开(公告)日：2011-05-26
申请号：PCT/US2010044089
申请日：2010-08-02
申请人： INTEL CORP , NATU MAHESH S , GANESAN BASKARAN , RANGARAJAN THANUNATHAN , KUMAR MOHAN J , DOSHI GAUTAM B , PARTHASARATHY RAJESH S , DATTA SHAMMANNA M , BINNS FRANK , MURTHY RAJESH NAGARAJA , SWANSON ROBERT C
发明人： NATU MAHESH S , GANESAN BASKARAN , RANGARAJAN THANUNATHAN , KUMAR MOHAN J , DOSHI GAUTAM B , PARTHASARATHY RAJESH S , DATTA SHAMMANNA M , BINNS FRANK , MURTHY RAJESH NAGARAJA , SWANSON ROBERT C
IPC分类号： G06F13/10
CPC分类号： G06F13/24 , G06F9/30101 , G06F9/3017 , G06F9/30189 , G06F9/3851 , G06F9/461 , G11C7/1072 , G11C11/40615
摘要： In one embodiment, the present invention includes a processor that has an on-die storage such as a static random access memory to store an architectural state of one or more threads that are swapped out of architectural state storage of the processor on entry to a system management mode (SMM). In this way communication of this state information to a system management memory can be avoided, reducing latency associated with entry into SMM. Embodiments may also enable the processor to update a status of executing agents that are either in a long instruction flow or in a system management interrupt (SMI) blocked state, in order to provide an indication to agents inside the SMM. Other embodiments are described and claimed.
摘要翻译：在一个实施例中，本发明包括处理器，该处理器具有诸如静态随机存取存储器的片上存储器，以存储在进入系统时被交换出处理器的架构状态存储器的一个或多个线程的架构状态管理模式（SMM）。通过这种方式，可以避免将此状态信息传送到系统管理存储器，从而减少与进入SMM相关的等待时间。实施例还可以使得处理器能够更新处于长指令流程或处于系统管理中断（SMI）阻塞状态的执行代理的状态，以便向SMM内的代理提供指示。描述并要求保护其他实施例。

9. 发明申请

WO2011025626A2 PROVIDING STATE STORAGE IN A PROCESSOR FOR SYSTEM MANAGEMENT MODE 审中-公开
标题翻译：在系统管理模式的处理器中提供状态存储
公开(公告)号：WO2011025626A2
公开(公告)日：2011-03-03
申请号：PCT/US2010044089
申请日：2010-08-02
申请人： INTEL CORP , NATU MAHESH S , GANESAN BASKARAN , RANGARAJAN THANUNATHAN , KUMAR MOHAN J , DOSHI GAUTAM B , PARTHASARATHY RAJESH S , DATTA SHAMMANNA M , BINNS FRANK , MURTHY RAJESH NAGARAJA , SWANSON ROBERT C
发明人： NATU MAHESH S , GANESAN BASKARAN , RANGARAJAN THANUNATHAN , KUMAR MOHAN J , DOSHI GAUTAM B , PARTHASARATHY RAJESH S , DATTA SHAMMANNA M , BINNS FRANK , MURTHY RAJESH NAGARAJA , SWANSON ROBERT C
IPC分类号： G06F13/10
CPC分类号： G06F13/24 , G06F9/30101 , G06F9/3017 , G06F9/30189 , G06F9/3851 , G06F9/461 , G11C7/1072 , G11C11/40615
摘要： In one embodiment, the present invention includes a processor that has an on-die storage such as a static random access memory to store an architectural state of one or more threads that are swapped out of architectural state storage of the processor on entry to a system management mode (SMM). In this way communication of this state information to a system management memory can be avoided, reducing latency associated with entry into SMM. Embodiments may also enable the processor to update a status of executing agents that are either in a long instruction flow or in a system management interrupt (SMI) blocked state, in order to provide an indication to agents inside the SMM. Other embodiments are described and claimed.
摘要翻译：在一个实施例中，本发明包括具有诸如静态随机存取存储器之类的片上存储器的处理器，用于存储在进入系统时从处理器的架构状态存储器交换的一个或多个线程的架构状态管理模式（SMM）。以这种方式，可以避免该状态信息与系统管理存储器的通信，减少与进入SMM相关联的延迟。实施例还可以使处理器更新处于长指令流或处于系统管理中断（SMI）阻塞状态中的执行代理的状态，以向SMM内的代理提供指示。描述和要求保护其他实施例。

10. 发明专利

JP2011134327A Controlling memory redundancy in system 有权
标题翻译：控制系统中的记忆冗余
公开(公告)号：JP2011134327A
公开(公告)日：2011-07-07
申请号：JP2010281687
申请日：2010-12-17
申请人： Intel Corp , インテルコーポレイション
发明人： SWANSON ROBERT C , NATU MAHESH S , KHANNA RAHUL , NACHIMUTHU MURUGASAMY K , JAYAKUMAR SARATHY , KESHAVAMURTHY ANIL S , RANGANATHAN NARAYAN
IPC分类号： G06F12/16
CPC分类号： G06F11/203 , G06F11/1666 , G06F11/20
摘要： PROBLEM TO BE SOLVED: To provide a technology that enables control of memory redundancy in a system.
SOLUTION: A method includes: a step of migrating information stored in a first memory node to a second memory node; a step of updating a redundant memory aperture storage of a first memory controller related to the first memory node to show the amount of the information migrated to the second memory node from the first memory node right before the migrating step; and a step of executing thread controlled by an operating system right before the memory migration is completed, when the error that has occurred during memory access to the first memory node, retrying the memory access to the second memory node and notifying an uncorrectable memory error when the error does not occur in the first memory node area.
COPYRIGHT: (C)2011,JPO&INPIT
摘要翻译：要解决的问题：提供一种能够控制系统中的存储器冗余的技术。解决方案：一种方法包括：将存储在第一存储器节点中的信息迁移到第二存储器节点的步骤; 更新与第一存储器节点相关的第一存储器控制器的冗余存储器孔径存储器的步骤，以在迁移步骤之前显示从第一存储器节点迁移到第二存储器节点的信息量; 以及在存储器迁移完成之前由操作系统执行线程的步骤，当在存储器访问第一存储器节点期间发生的错误时，重试对第二存储器节点的存储器访问并通知不可校正的存储器错误，该错误不会发生在第一个存储器节点区域。版权所有（C）2011，JPO＆INPIT

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式