专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20110308569A1 MULTI-TERMINAL SOLAR PANEL 审中-公开
标题翻译：多端太阳能电池板
公开(公告)号：US20110308569A1
公开(公告)日：2011-12-22
申请号：US13163732
申请日：2011-06-20
申请人： Hung-Chun TSAI , Liang-Ji Chen , Yu-Ting Lin , Yaw-Ming Tsai , Ker-Tai Chu
发明人： Hung-Chun TSAI , Liang-Ji Chen , Yu-Ting Lin , Yaw-Ming Tsai , Ker-Tai Chu
IPC分类号： H01L31/05
CPC分类号： H01L31/043 , Y02E10/50
摘要： A multi-terminal solar panel includes a first substrate, a first solar cell layer, a transparent intercellular layer, a second solar cell layer and a second substrate. The first solar cell layer is disposed on the first substrate and has a first bandgap. The first solar cell layer includes two first terminal outputs, arranged substantially in parallel with each other, at two opposite edges thereof. The transparent intercellular layer is disposed on the first solar cell layer and exposes the two first terminal outputs. The second solar cell layer is disposed on the transparent intercellular layer and has a second bandgap. The second solar cell layer includes two second terminal outputs, arranged substantially in parallel with each other, at two opposite edges thereof. The second substrate is disposed on the second solar cell layer, wherein the two second terminal outputs are substantially perpendicular to the two first terminal outputs.
摘要翻译：多端子太阳能电池板包括第一基板，第一太阳能电池层，透明细胞间层，第二太阳能电池层和第二基板。第一太阳能电池层设置在第一基板上并且具有第一带隙。第一太阳能电池层包括在其两个相对边缘处彼此基本平行地布置的两个第一端子输出。透明的细胞间层设置在第一太阳能电池层上并暴露出两个第一端子输出端。第二太阳能电池层设置在透明细胞间层上并具有第二带隙。第二太阳能电池层包括在其两个相对边缘处彼此基本平行地布置的两个第二端子输出。第二基板设置在第二太阳能电池层上，其中两个第二端子输出基本上垂直于两个第一端子输出。

2. 发明授权

US08101437B2 Method of forming three-terminal solar cell array 有权
标题翻译：形成三端太阳能电池阵列的方法
公开(公告)号：US08101437B2
公开(公告)日：2012-01-24
申请号：US12981429
申请日：2010-12-29
申请人： Hung-Chun Tsai , Liang-Ji Chen , Yu-Ting Lin , Yaw-Ming Tsai
发明人： Hung-Chun Tsai , Liang-Ji Chen , Yu-Ting Lin , Yaw-Ming Tsai
IPC分类号： H01L21/00 , H01L31/00
CPC分类号： H01L31/076 , H01L31/022425 , Y02E10/548
摘要： A method for manufacturing three-terminal solar cell array is provided. In this method, only four major scribing or etching steps are needed to expose the three conductive layers of the three-terminal solar cell and isolate the individual solar cells.
摘要翻译：提供一种制造三端子太阳能电池阵列的方法。在这种方法中，仅需要四个主要的划线或蚀刻步骤来暴露三端子太阳能电池的三个导电层并隔离各个太阳能电池。

3. 发明申请

US20110159629A1 METHOD OF FORMING THREE-TERMINAL SOLAR CELL ARRAY 有权
标题翻译：形成三端太阳能电池阵列的方法
公开(公告)号：US20110159629A1
公开(公告)日：2011-06-30
申请号：US12981429
申请日：2010-12-29
申请人： Hung-Chun Tsai , Liang-Ji Chen , Yu-Ting Lin , Yaw-Ming Tsai
发明人： Hung-Chun Tsai , Liang-Ji Chen , Yu-Ting Lin , Yaw-Ming Tsai
IPC分类号： H01L31/18
CPC分类号： H01L31/076 , H01L31/022425 , Y02E10/548
摘要： A method for manufacturing three-terminal solar cell array is provided. In this method, only four major scribing or etching steps are needed to expose the three conductive layers of the three-terminal solar cell and isolate the individual solar cells.
摘要翻译：提供一种制造三端子太阳能电池阵列的方法。在这种方法中，仅需要四个主要的划线或蚀刻步骤来暴露三端子太阳能电池的三个导电层并隔离各个太阳能电池。

4. 发明申请

US20110155230A1 MULTI-BANDGAP SOLAR CELL AND METHOD PRODUCING THE SAME 审中-公开
标题翻译：多带状太阳能电池及其制造方法
公开(公告)号：US20110155230A1
公开(公告)日：2011-06-30
申请号：US12965591
申请日：2010-12-10
申请人： Hung-Chun Tsai , Chi-Lai Lee , Yu-Ting Lin , Yaw-Ming Tsai
发明人： Hung-Chun Tsai , Chi-Lai Lee , Yu-Ting Lin , Yaw-Ming Tsai
IPC分类号： H01L31/06 , H01L31/18
CPC分类号： H01L25/047 , H01L31/043 , H01L2924/0002 , Y02E10/50 , H01L2924/00
摘要： A multi-bandgap solar cell is produced by using a transparent intercellular layer to bind two solar cells with different bandgaps. The intercellular layer has at least an adhesive layer.
摘要翻译：通过使用透明细胞间层来结合具有不同带隙的两个太阳能电池来制造多带隙太阳能电池。细胞间层至少具有粘合剂层。

5. 发明公开

US20240318753A1 Flow control structure of water hose joint 审中-公开
公开(公告)号：US20240318753A1
公开(公告)日：2024-09-26
申请号：US18124478
申请日：2023-03-21
申请人： Yu-Ting Lin
发明人： Yu-Ting Lin
IPC分类号： F16L29/00 , F16L19/02
CPC分类号： F16L29/007 , F16L19/0218 , F16L19/0237 , F16L37/46
摘要： A flow control structure of a water hose joint has: a hose connector, a coupler, a control section, and a hose. The coupler is coupled with the hose connector, the control section is sleeved on the coupler, and the coupler is inserted into the hose, so as to complete a flow control structure of the hose connector. By combining the hose connector with a connecting pipe and rotating the control section to adjust the relative position of the control section and the coupler to change the water flow, which has the effect of simple flow adjustment.

6. 发明授权

US08711135B2 Driving system of display panel having a circuit of a voltage generator and driving method thereof 有权
标题翻译：具有电压发生器电路及其驱动方法的显示面板的驱动系统
公开(公告)号：US08711135B2
公开(公告)日：2014-04-29
申请号：US13300175
申请日：2011-11-18
申请人： Yu-Ting Lin , Hung-Chun Li , Shin-Yuan Peng , Chun-Chieh Wang
发明人： Yu-Ting Lin , Hung-Chun Li , Shin-Yuan Peng , Chun-Chieh Wang
IPC分类号： G09G5/00
CPC分类号： G09G3/3655 , G09G2300/043 , G09G2320/0214
摘要： A driving system of a display panel and a driving method thereof are provided, in which the display panel includes a plurality of pixel units, and the driving system includes a timing controller and a voltage generator. The timing controller is used for detecting data values of the pixel units, and calculating difference values between the data values of every two pixel units, in which the calculated pixel units are in successive rows. The timing controller obtains an aggregation value of absolute values of the difference values, and then provides a related control signal to the voltage generator according to whether the aggregation value reaches a threshold value. The voltage generator provides a common voltage or provides a compensation voltage to a common electrode according to content of the control signal.
摘要翻译：提供了显示面板的驱动系统及其驱动方法，其中显示面板包括多个像素单元，并且驱动系统包括定时控制器和电压发生器。定时控制器用于检测像素单元的数据值，并且计算每两个像素单元的数据值之间的差值，其中所计算的像素单元是连续的行。定时控制器获得差值的绝对值的聚合值，然后根据聚合值是否达到阈值，向电压发生器提供相关的控制信号。电压发生器提供公共电压或根据控制信号的内容向公共电极提供补偿电压。

7. 发明授权

US08704966B2 Pixel array, active device array substrate and flat display panel 有权
标题翻译：像素阵列，有源器件阵列基板和平板显示面板
公开(公告)号：US08704966B2
公开(公告)日：2014-04-22
申请号：US13300674
申请日：2011-11-21
申请人： Chuan-Sheng Wei , Ming-Tao Chiang , Yu-Ting Lin , Maw-Song Chen , Wei-Ming Huang
发明人： Chuan-Sheng Wei , Ming-Tao Chiang , Yu-Ting Lin , Maw-Song Chen , Wei-Ming Huang
IPC分类号： G02F1/136
CPC分类号： H01L29/41733 , G02F1/13624 , H01L27/124
摘要： A pixel array including a pixel electrode and an active device is provided. The active device includes a gate, a channel layer, a source, a drain, a connection electrode, a first branch portion and a second branch portion. The gate is electrically connected with a scan line. The channel layer located at a side of the gate is electrically isolated from the gate. The source, the drain and the connection electrode are disposed on a part region of the channel layer. The first branch portion disposed on a part region of the channel layer is connected with an end of the connection electrode. The first branch portion surrounds the source located on the channel layer. The second branch portion disposed on a part region of the channel layer is connected with the other end of the connection electrode. The second branch portion surrounds the drain located on the channel layer.
摘要翻译：提供了包括像素电极和有源器件的像素阵列。有源器件包括栅极，沟道层，源极，漏极，连接电极，第一分支部分和第二分支部分。栅极与扫描线电连接。位于栅极侧的沟道层与栅极电绝缘。源极，漏极和连接电极设置在沟道层的一部分区域上。设置在沟道层的一部分区域上的第一分支部分与连接电极的一端连接。第一分支部分围绕位于通道层上的源。设置在沟道层的一部分区域上的第二分支部分与连接电极的另一端连接。第二分支部分围绕位于通道层上的漏极。

8. 发明授权

US08580657B2 Protecting sidewalls of semiconductor chips using insulation films 有权
标题翻译：使用绝缘膜保护半导体芯片的侧壁
公开(公告)号：US08580657B2
公开(公告)日：2013-11-12
申请号：US12236190
申请日：2008-09-23
申请人： Yian-Liang Kuo , Chien-Yi Chen , Yu-Ting Lin , Yung-Sheng Huang
发明人： Yian-Liang Kuo , Chien-Yi Chen , Yu-Ting Lin , Yung-Sheng Huang
IPC分类号： H01L21/304
CPC分类号： H01L21/78 , H01L24/13 , H01L2224/05001 , H01L2224/05008 , H01L2224/05024 , H01L2224/05026 , H01L2224/05027 , H01L2224/05124 , H01L2224/05139 , H01L2224/05144 , H01L2224/05147 , H01L2224/05184 , H01L2224/0557 , H01L2224/05571 , H01L2924/14 , H01L2924/181 , H01L2924/00 , H01L2924/00014 , H01L2924/013
摘要： A method of forming an integrated circuit structure includes providing a wafer having a first semiconductor chip, a second semiconductor chip, and a scribe line between and adjoining the first semiconductor chip and the second semiconductor chip; forming a notch in the scribe line, wherein the notch has a bottom no higher than a top surface of a semiconductor substrate in the wafer; forming a first insulation film over the wafer, wherein the first insulation film extends into the notch; removing a portion of the first insulation film from a center of the notch, wherein a remaining portion of the first insulation film comprises an edge in the notch; and sawing the wafer to separate the first semiconductor chip and the second semiconductor chip.
摘要翻译：一种形成集成电路结构的方法包括提供具有第一半导体芯片，第二半导体芯片和在第一半导体芯片和第二半导体芯片之间并与之邻接的划线的晶片; 在划线中形成缺口，其中所述凹口具有不高于所述晶片中的半导体衬底的顶表面的底部; 在所述晶片上形成第一绝缘膜，其中所述第一绝缘膜延伸到所述凹口中; 从所述凹口的中心移除所述第一绝缘膜的一部分，其中所述第一绝缘膜的剩余部分包括所述凹口中的边缘; 并锯切晶片以分离第一半导体芯片和第二半导体芯片。

9. 发明申请

US20130132859A1 METHOD AND ELECTRONIC DEVICE FOR COLLABORATIVE EDITING BY PLURALITY OF MOBILE DEVICES 审中-公开
标题翻译：用于移动设备多媒体协同编辑的方法和电子设备
公开(公告)号：US20130132859A1
公开(公告)日：2013-05-23
申请号：US13316802
申请日：2011-12-12
申请人： Shih-Chun Chou , Bo-Fu Liu , Yu-Ting Lin , Jih-Yiing Lin
发明人： Shih-Chun Chou , Bo-Fu Liu , Yu-Ting Lin , Jih-Yiing Lin
IPC分类号： G06F3/048
CPC分类号： G06F3/1454 , G06Q10/101 , H04M1/725 , H04M1/7253 , H04M2250/64 , H04W4/80
摘要： A method for collaborative editing by a plurality of mobile devices including communicating with a plurality of mobile devices via a wireless network to receive packets from the mobile devices, respectively, and by the embedded processing unit, decoding the received packets to obtain an editing command for a collaborative editing file, editing the collaborative editing file and generating a display image according the editing command, and transmitting the display image to a display unit to display the display image.
摘要翻译：一种用于由多个移动设备协同编辑的方法，包括分别经由无线网络与多个移动设备进行通信，以分别从移动设备接收分组，并由嵌入式处理单元对所接收的分组进行解码以获得编辑命令协作编辑文件，编辑协作编辑文件，并根据编辑命令生成显示图像，并将显示图像发送到显示单元以显示显示图像。

10. 发明授权

US07939824B2 Test structure 有权
标题翻译：测试结构
公开(公告)号：US07939824B2
公开(公告)日：2011-05-10
申请号：US12354338
申请日：2009-01-15
申请人： Ta-Chih Peng , Yu-Ting Lin , Liang-Chen Lin , Ko-Yi Lee
发明人： Ta-Chih Peng , Yu-Ting Lin , Liang-Chen Lin , Ko-Yi Lee
IPC分类号： H01L23/58 , H01L29/10
CPC分类号： H01L24/05 , H01L22/34 , H01L2224/05093 , H01L2224/05096 , H01L2224/05556 , H01L2224/05624 , H01L2224/05647 , H01L2924/01013 , H01L2924/01014 , H01L2924/01029 , H01L2924/01033 , H01L2924/014 , H01L2924/14 , H01L2924/00014 , H01L2924/00
摘要： A test structure to detect vertical leakage in a multi-layer flip chip pad stack or similar semiconductor device. The test structure is integrated into the semiconductor device when it is fabricated. A metal layer includes at least two portions that are electrically isolated from each other; one portion being disposed under a test pad, and another portion being disposed under a pad associated with a pad structure being tested. The metal layer in most cases is separated from a top metal layer directly underlying the pads by an inter-metal dielectric (IMD) layer. A metal layer portion underlying the pad to be tested forms a recess in which a conductive member is disposed without making electrical contact. The conductive line is electrically coupled to a test portion of the same or, alternately, of a different metal layer. The test structure may be implemented on multiple layers, with recesses portions underlying the same or different pads.
摘要翻译：用于检测多层倒装芯片堆栈或类似半导体器件中的垂直泄漏的测试结构。测试结构在制造时被集成到半导体器件中。金属层包括彼此电隔离的至少两个部分; 一部分设置在测试垫下方，另一部分设置在与被测试的垫结构相关联的垫下方。大多数情况下，金属层通过金属间电介质（IMD）层与直接位于焊盘下方的顶部金属层分离。待测试垫下面的金属层部分形成凹部，其中布置导电部件而不进行电接触。导电线电耦合到相同或交替地不同金属层的测试部分。测试结构可以在多个层上实现，其中凹陷部分位于相同或不同的垫下。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式