会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明申请
    • Anti-fuse circuit and semiconductor memory device
    • 防熔丝电路和半导体存储器件
    • US20100195416A1
    • 2010-08-05
    • US12656486
    • 2010-02-01
    • Hiroshi Akamatsu
    • Hiroshi Akamatsu
    • G11C7/00H03K19/0175G11C17/16
    • G11C11/4074G11C7/1072G11C7/22G11C7/222G11C11/4076G11C17/16G11C29/785G11C2229/763
    • An anti-fuse circuit uses first to fifth power supplies which have first to fifth power supply voltages, respectively, in the order of highest to lowest during writing. The anti-fuse circuit includes: a first level shift circuit which is connected to the second to fourth power supplies and which converts a first logic signal that changes between the third and fourth power supply voltages into a second logic signal that changes between the second and fourth power supply voltages; a second level shift circuit which is connected to the first, second, and fourth power supplies and which converts the second logic signal into a third logic signal that changes between the first and fourth power supply voltages; a transistor having a source connected to the first power supply and a gate connected to the third logic signal; and an anti-fuse element having one end connected to the drain of the transistor and the other end connected to the fifth power supply.
    • 反熔丝电路使用在写入期间以从最高到最低的顺序分别具有第一至第五电源电压的第一至第五电源。 反熔丝电路包括:第一电平移位电路,其连接到第二至第四电源,并将在第三和第四电源电压之间变化的第一逻辑信号转换成在第二和第四电源电压之间变化的第二逻辑信号, 第四电源电压; 第二电平移位电路,其连接到第一,第二和第四电源,并将第二逻辑信号转换成在第一和第四电源电压之间变化的第三逻辑信号; 具有连接到第一电源的源极和连接到第三逻辑信号的栅极的晶体管; 以及一个反熔丝元件,其一端连接到晶体管的漏极,另一端连接到第五电源。
    • 8. 发明授权
    • Device
    • 设备
    • US08730742B2
    • 2014-05-20
    • US13443810
    • 2012-04-10
    • Hiroshi AkamatsuShoji Kaneko
    • Hiroshi AkamatsuShoji Kaneko
    • G11C7/00G11C7/10G11C7/12G11C7/22G11C5/14
    • G11C29/00G11C5/147G11C7/10G11C7/109G11C7/12G11C7/22G11C7/222G11C8/08G11C8/18G11C11/4076G11C11/4085G11C29/023G11C29/12015G11C2029/1202
    • Provided is a device, including: a first terminal which receives an external clock signal; a clock generation circuit connected to the first terminal to generate an internal clock signal based on the external clock signal; word lines and bit lines; amplifier circuits connected to the bit lines, respectively; and a control unit. The control unit controls, in a test operation, at least one of the word lines to repeat a selected state and an unselected state in accordance with the internal clock signal during a first period, and maintains the amplifier circuits in an active state during the first period. The control unit further controls, in a normal operation, the amplifier circuits to switch between the active state and an inactive state depending on switching between the selected state and the unselected state of the at least one of the word lines.
    • 提供一种装置,包括:接收外部时钟信号的第一终端; 连接到第一终端的时钟发生电路,以基于外部时钟信号产生内部时钟信号; 字线和位线; 分别连接到位线的放大器电路; 和控制单元。 控制单元在测试操作中控制至少一个字线,以在第一周期期间根据内部时钟信号重复所选择的状态和未选择状态,并且在第一时间段期间将放大器电路维持在活动状态 期。 控制单元在正常操作中进一步控制放大器电路根据所选择的状态和至少一个字线的未选择状态之间的切换而在有效状态和非活动状态之间切换。