会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Floating-point arithmetic processing apparatus
    • 浮点算术处理装置
    • US5931895A
    • 1999-08-03
    • US789430
    • 1997-01-29
    • Hiromichi YamadaFumio MurabayashiTatsumi YamauchiNoriyasu IdoYoshikazu KiyoshigeTakahiro NishiyamaEiki Kamada
    • Hiromichi YamadaFumio MurabayashiTatsumi YamauchiNoriyasu IdoYoshikazu KiyoshigeTakahiro NishiyamaEiki Kamada
    • G06F7/38G06F5/01G06F7/00G06F7/483G06F7/74G06F7/76G06F7/52
    • G06F5/012G06F7/483
    • A floating-point arithmetic processing apparatus has a circuit for generating a limit value for normalization shift by subtracting an exponent of the minimum value of a normalized number from a value of an exponent of an intermediate result, and a circuit for generating, as a normalization shift number, smaller one of a shift number necessary for making the mantissa of the intermediate result a normalized number and the limit value for normalization shift. The floating-point arithmetic processing apparatus further has a circuit having a circuit for detecting a condition for overflow before the rounding process and a circuit for generating a value in the case of overflow, so that a predetermined value is delivered as a final result only when the overflow condition is detected before the rounding process but in the other case, a result obtained by performing the normalization process and the rounding process is delivered. When no overflow takes place before the rounding process but overflow occurs after the rounding process, the result obtained by performing the normalization process and the rounding process is delivered as a final result.
    • 一种浮点运算处理装置,具有通过从中间结果的指数的值减去归一化数的最小值的指数来生成用于归一化偏移的极限值的电路,以及生成作为归一化的归一化的电路 移位数,使中间结果的尾数所需的移位数中的较小的一个是归一化数,以及归一化移位的极限值。 浮点运算处理装置还具有电路,该电路具有用于检测在舍入处理之前的溢出条件的电路和用于在溢出的情况下产生值的电路,从而仅当预定值仅在 在舍入处理之前检测到溢出条件,但是在另一种情况下,通过执行归一化处理和舍入处理获得的结果被传送。 在四舍五入处理之前没有发生溢出,而在舍入处理后发生溢出的情况下,通过执行归一化处理和舍入处理获得的结果作为最终结果被传递。
    • 3. 发明授权
    • Data processor with associative memory storing vector elements for
vector conversion
    • 具有相关存储器的数据处理器,用于存储向量转换的向量元素
    • US4780810A
    • 1988-10-25
    • US737453
    • 1985-05-24
    • Shunichi ToriiKeiji KojimaNoriyasu Ido
    • Shunichi ToriiKeiji KojimaNoriyasu Ido
    • G11C15/04G06F15/78G06F17/16G06F17/30G06F15/347G06F5/00
    • G06F15/8076G06F17/30949G06F17/30982
    • Associative keys and retrieve outputs corresponding thereto are registered to an associative memory in a vector data conversion apparatus. Conversion vector data stored in the main storage and comprising vector elements of the same type of an associative key is sequentially read out for each vector element and is inputted to a comparator, which then compares the vector element with the associative keys beforehand registered to the associative memory so as to determine whether or not a matching condition exists therebetween. When the comparator detects the matching condition, a retrieve output corresponding to the matched associative key is read out from the associative memory and is stored in the main storage. While the conversion vector data is sequentially read out for each vector in this manner, the retrieve output data is sequentially stored in the main storage so as to generate the converted vector data comprising the retrieve output data as vector elements. A user identifier may also be inputted as a compare element together with the associative key, thereby preventing an erroneous data conversion from taking place even when a plurality of users share the vector data conversion apparatus.
    • 相关键和检索对应的输出被登记到矢量数据转换装置中的关联存储器。 存储在主存储器中并且包括相关类型的关联键的向量元素的转换矢量数据被顺序地读出用于每个向量元素,并且被输入到比较器,比较器将比较矢量元素与预先登记到关联关联的关联密钥 存储器,以便确定它们之间是否存在匹配条件。 当比较器检测到匹配条件时,从关联存储器读出对应于匹配关联密钥的检索输出,并存储在主存储器中。 虽然以这种方式顺序地读取每个向量的转换向量数据,但是检索输出数据被顺序地存储在主存储器中,以便生成包括作为向量元素的检索输出数据的转换的向量数据。 也可以将用户标识符与关联密钥一起作为比较元素输入,从而即使当多个用户共享向量数据转换装置时也防止错误的数据转换。
    • 5. 发明授权
    • Pass transistor type selector circuit and digital logic circuit
    • 通过晶体管型选择电路和数字逻辑电路
    • US5572151A
    • 1996-11-05
    • US511802
    • 1995-08-07
    • Makoto HanawaKenji KanekoNoriyasu Ido
    • Makoto HanawaKenji KanekoNoriyasu Ido
    • H03K19/20G06F7/50G06F7/509G06F7/60H03K17/693H03K19/0944H03K19/173
    • G06F7/509G06F7/607H03K17/693H03K19/1737
    • A pass transistor type selector circuit comprises a control signal supplying circuit for supplying a pair of control signals of opposite phases to the respective gate electrodes of a pair of nMOS transistors of a selecting circuit. The control signal supplying circuit includes a control signal interrupting means which operates in synchronism with a clock signal so as to selectively interrupt the supply of the control signals to the signal selecting circuit while the clock signal is low level. The control signal interrupting means is provided with a discharging means for discharging high-level one of the gate electrodes of the nMOS transistors of the signal selecting circuit while the clock signal is low level. The discharging means comprises two nMOS transistors, each connected between the respective gate electrodes of the nMOS transistors of the signal selecting circuit and a grounding terminal.
    • 传输晶体管型选择器电路包括控制信号提供电路,用于将一对相反相位的控制信号提供给选择电路的一对nMOS晶体管的各个栅电极。 控制信号提供电路包括与时钟信号同步工作的控制信号中断装置,以便在时钟信号为低电平时有选择地中断向信号选择电路提供控制信号。 控制信号中断装置设置有用于在时钟信号为低电平时对信号选择电路的nMOS晶体管的高电平一个栅电极进行放电的放电装置。 放电装置包括两个nMOS晶体管,每个晶体管连接在信号选择电路的nMOS晶体管的各个栅电极和接地端子之间。