会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Integrated circuit
    • 集成电路
    • US08461887B2
    • 2013-06-11
    • US13409770
    • 2012-03-01
    • Hidenori OkuniAkihide Sai
    • Hidenori OkuniAkihide Sai
    • H03L7/06
    • H03L7/0891H03L7/18
    • There is provided an integrated circuit in which a reference-signal source generates a reference signal having a basic frequency, a phase locked loop includes a voltage-controlled oscillator, a first frequency divider to generate a first frequency-divided signal based on the signal by N, a phase detector, a charge pump and a loop filter, the second frequency generates a second frequency-divided signal based on the signal generated by the voltage-controlled oscillator by M, wherein a minimum absolute value of a difference between the basic frequency multiplied by “K” and a frequency of the second frequency-divided signal is equal to or less than a low cutoff frequency of a bandpass filter or equal to or higher than a high cutoff frequency of the bandpass filter, the bandpass filter being represented by a transfer function from an input of the voltage-controlled oscillator to an output of the phase locked loop.
    • 提供了一种集成电路,其中参考信号源产生具有基本频率的参考信号,锁相环包括压控振荡器,第一分频器,以基于该信号产生第一分频信号 N,相位检测器,电荷泵和环路滤波器,第二频率基于由压控振荡器产生的信号由M产生第二分频信号,其中基本频率之间的差的最小绝对值 乘以“K”,并且第二分频信号的频率等于或小于带通滤波器的低截止频率或等于或高于带通滤波器的高截止频率,带通滤波器由 从压控振荡器的输入到锁相环的输出的传递函数。
    • 4. 发明申请
    • INTEGRATED CIRCUIT
    • 集成电路
    • US20130049822A1
    • 2013-02-28
    • US13409770
    • 2012-03-01
    • Hidenori OKUNIAkihide Sai
    • Hidenori OKUNIAkihide Sai
    • H03B19/00
    • H03L7/0891H03L7/18
    • There is provided an integrated circuit in which a reference-signal source generates a reference signal having a basic frequency, a phase locked loop includes a voltage-controlled oscillator, a first frequency divider to generate a first frequency-divided signal based on the signal by N, a phase detector, a charge pump and a loop filter, the second frequency generates a second frequency-divided signal based on the signal generated by the voltage-controlled oscillator by M, wherein a minimum absolute value of a difference between the basic frequency multiplied by “K” and a frequency of the second frequency-divided signal is equal to or less than a low cutoff frequency of a bandpass filter or equal to or higher than a high cutoff frequency of the bandpass filter, the bandpass filter being represented by a transfer function from an input of the voltage-controlled oscillator to an output of the phase locked loop.
    • 提供了一种集成电路,其中参考信号源产生具有基本频率的参考信号,锁相环包括压控振荡器,第一分频器,以基于该信号产生第一分频信号 N,相位检测器,电荷泵和环路滤波器,第二频率基于由压控振荡器产生的信号由M产生第二分频信号,其中基本频率之间的差的最小绝对值 乘以K,并且第二分频信号的频率等于或小于带通滤波器的低截止频率或等于或高于带通滤波器的高截止频率,带通滤波器由转移表示 从压控振荡器的输入到锁相环的输出。
    • 6. 发明授权
    • Phase-locked loop circuit and radio receiver
    • 锁相环电路和无线电接收器
    • US08283957B2
    • 2012-10-09
    • US13036860
    • 2011-02-28
    • Akihide Sai
    • Akihide Sai
    • H03L7/06
    • H03L7/091H03L7/0895H03L7/0898
    • The voltage-controlled oscillator generates a first signal and a second signal having a phase reverse to that of the first signal, frequencies thereof being controlled depending on control voltages. The sub-sampling phase comparator generates first/second sampled voltages by sampling voltages of the first/second signals in each cycle of the reference signal having cycles. The current generating circuit has first/second charge pumps configured to generate first/second current signal depending on supply voltages, the second current signal having a polarity reverse to that of the first current signal. The selection controller selectively carries out a first supply mode for supplying the first and second sampled voltages to the second and first charge pumps and a second supply mode for supplying the first and second sampled voltages to the first and second charge pumps respectively. The loop filter generates the control voltages supplied to the voltage-controlled oscillator by smoothing the composite current signal.
    • 压控振荡器产生与第一信号相反的相位的第一信号和第二信号,其频率根据控制电压进行控制。 子采样相位比较器通过在具有周期的参考信号的每个周期中采样第一/第二信号的电压来产生第一/第二采样电压。 电流产生电路具有第一/第二电荷泵,其被配置为根据电源电压产生第一/第二电流信号,第二电流信号具有与第一电流信号的极性相反的极性。 选择控制器选择性地执行用于将第一和第二采样电压提供给第二和第一电荷泵的第一供电模式以及用于将第一和第二采样电压分别提供给第一和第二充电泵的第二供电模式。 环路滤波器通过平滑复合电流信号来产生提供给压控振荡器的控制电压。
    • 8. 发明申请
    • PHASE LOCKED LOOP CIRCUIT AND RECEIVER USING THE SAME
    • 相位锁定环路和使用相同的接收器
    • US20100195779A1
    • 2010-08-05
    • US12553186
    • 2009-09-03
    • Akihide Sai
    • Akihide Sai
    • H04L7/00H03L7/06
    • H03L7/087H03L7/0996H03L7/10
    • A phase locked loop circuit which obtains an output signal coincident in frequency and phase with a target signal which is acquired by multiplying the frequency of a reference signal by a ratio represented by the sum of a first fraction and a second fraction, the circuit includes a controlled oscillator including the same number of stages of annularly connected amplifiers as a number which is obtained by dividing, by 2, a least common multiple of a denominator of the first fraction, a denominator of the second fraction and 2, the same number of multiphase signals as the least common multiple being extractable from the controlled oscillator, the frequency of the multiphase signals being controlled by a digital control signal and an analog control signal, one of the multiphase signals being output as the output signal.
    • 一种锁相环电路,其获得与频率和相位一致的输出信号与通过将参考信号的频率乘以由第一分数和第二分数的和表示的比率而获得的目标信号,该电路包括 控制振荡器包括相同数量的环形连接放大器级数,其数量是通过将第一级分的分母的最小公倍数,第二级分的分母和2,相同数目的多相 信号作为从受控振荡器提取的最小公倍数,多相信号的频率由数字控制信号和模拟控制信号控制,多相信号之一作为输出信号输出。
    • 9. 发明申请
    • VOLTAGE CONTROLLED OSCILLATOR AND PHASE LOCKED LOOP CIRCUIT INCORPORATING THE SAME
    • 电压控制振荡器和相位锁相环路电路
    • US20080309414A1
    • 2008-12-18
    • US12051103
    • 2008-03-19
    • Akihide Sai
    • Akihide Sai
    • H03L7/00H03K3/03
    • H03L7/0995H03K3/0315H03K2005/00136H03L7/0891H03L7/18
    • A voltage controlled oscillator includes a ring oscillator configured by connecting invertors, each of the invertors including a first and a second transistors, an operational amplifier to obtain an amplified signal, third transistors inserted between the first transistors and a first power supply, and is gate-controlled by the amplified signal, fourth transistors inserted between the second transistors and a second power supply, and is gate-controlled by the control signal, a inverter including a fifth and a sixth transistor, gate terminals and drain terminals of the fifth and sixth transistor being connected in common to a first input terminal of the operational amplifier, a seventh transistor inserted between the fifth transistor and the first power supply, and gate-controlled by the amplified signal, and an eighth transistor inserted between the sixth transistor and the second power supply, and gate-controlled by the control signal.
    • 压控振荡器包括通过连接反相器构成的环形振荡器,每个反相器包括第一和第二晶体管,运算放大器以获得放大信号,第三晶体管插在第一晶体管和第一电源之间,并且是栅极 由放大信号控制,第四晶体管插在第二晶体管和第二电源之间,由控制信号栅极控制,包括第五和第六晶体管的反相器,第五和第六晶体管的栅极端子和漏极端子 晶体管共同连接到运算放大器的第一输入端,第七晶体管插在第五晶体管和第一电源之间,并由放大信号进行栅极控制,第八晶体管插在第六晶体管与第二晶体管之间 电源,并由控制信号门控制。
    • 10. 发明授权
    • D/A converter and communication apparatus
    • D / A转换器和通信装置
    • US07482959B2
    • 2009-01-27
    • US11319106
    • 2005-12-27
    • Akihide SaiTakeshi UenoTakafumi Yamaji
    • Akihide SaiTakeshi UenoTakafumi Yamaji
    • H03M1/66
    • H03M1/747
    • A D/A converter includes a plurality of current sources configured to be on or off according to input digital data; a constant voltage source configured to apply a constant voltage to the current sources; current supply wirings provided between the constant voltage source and the respective current source, the current supply wirings respectively having equal length from the constant voltage source to the respective current source; ground-side wirings summing up output currents from the plurality of current sources; and output terminals connected to the ground-side wirings, the output terminals outputting analogue data corresponding to the input digital data.
    • D / A转换器包括根据输入数字数据配置为开或关的多个电流源; 恒定电压源,被配置为向所述电流源施加恒定电压; 设置在恒压源和相应电流源之间的电流供应布线,电流源布线分别具有从恒定电压源到相应电流源的相等长度; 接地侧布线将来自多个电流源的输出电流相加; 和与地侧布线连接的输出端子,输出端子输出对应于输入数字数据的模拟数据。