专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09500689B2 Noise equivalent circuit 有权
标题翻译：噪声等效电路
公开(公告)号：US09500689B2
公开(公告)日：2016-11-22
申请号：US14237098
申请日：2012-08-30
申请人： Makoto Torigoe , Hiroki Funato , Takashi Suga , Hideki Osaka , Yoshiyuki Tsuchie , Keisuke Fukumasu , Hitoshi Yokota
发明人： Makoto Torigoe , Hiroki Funato , Takashi Suga , Hideki Osaka , Yoshiyuki Tsuchie , Keisuke Fukumasu , Hitoshi Yokota
IPC分类号： G01R29/26 , G06F17/50 , G01R29/08 , G01R31/00 , H02M1/44
CPC分类号： G01R29/26 , G01R29/0835 , G01R29/0864 , G01R31/001 , G06F17/5036 , G06F2217/82 , H02M1/44 , Y02T10/82
摘要： Provided is a noise equivalent circuit for completing an EMC analysis in a practical time and through a low-cost calculation process at an upstream stage of system design. The noise equivalent circuit includes one or more energy sources; a propagation path for propagation of energy from the energy source including a conductive path such as a cable and an electromagnetic field coupling path due to the coupling of an electric field and a magnetic field with another electronic device or cable; and a GND port connected to a system, and each port is represented by the noise voltage source or the noise current source and the internal impedance. This noise equivalent circuit can determine an external impedance that is varied depending on a load connected externally or the distance from an external device or a cable, whereby the noise of the system as a whole can be analyzed.
摘要翻译：提供了一种用于在实际时间内完成EMC分析并通过系统设计上游阶段的低成本计算过程的噪声等效电路。噪声等效电路包括一个或多个能量源; 由于电场和磁场与另一电子设备或电缆的耦合，包括诸如电缆和电磁场耦合路径的导电路径的能量传播能量的传播路径; 和连接到系统的GND端口，并且每个端口由噪声电压源或噪声电流源和内部阻抗表示。该噪声等效电路可以确定根据外部连接的负载或与外部设备或电缆的距离而变化的外部阻抗，从而可以分析整个系统的噪声。

2. 发明申请

US20140368217A1 Noise Equivalent Circuit 有权
标题翻译：噪声等效电路
公开(公告)号：US20140368217A1
公开(公告)日：2014-12-18
申请号：US14237098
申请日：2012-08-30
申请人： Makoto Torigoe , Hiroki Funato , Takashi Suga , Hideki Osaka , Yoshiyuki Tsuchie , Keisuke Fukumasu , Hitoshi Yokota
发明人： Makoto Torigoe , Hiroki Funato , Takashi Suga , Hideki Osaka , Yoshiyuki Tsuchie , Keisuke Fukumasu , Hitoshi Yokota
IPC分类号： G01R29/26 , G01R29/08
CPC分类号： G01R29/26 , G01R29/0835 , G01R29/0864 , G01R31/001 , G06F17/5036 , G06F2217/82 , H02M1/44 , Y02T10/82
摘要： Provided is a noise equivalent circuit required for completing an EMC analysis in a practical time and through a low-cost calculation process at an upstream stage of system design. According to the present invention, the noise equivalent circuit comprises: one or more energy sources; a propagation path for propagation of energy from the energy source including a conductive path such as a cable and an electromagnetic field coupling path due to the coupling of an electric field and a magnetic field with another electronic device or cable; and a GND port connected to a system, and is characterized in that each port is represented by the noise voltage source or the noise current source and the internal impedance. This noise equivalent circuit can be used to determine an external impedance that is varied depending on a load connected externally or the distance from an external device or a cable, whereby the noise of the system as a whole can be analyzed (see FIG. 1).
摘要翻译：提供了在实际的时间内通过在系统设计的上游阶段的低成本计算过程完成EMC分析所需的噪声等效电路。根据本发明，噪声等效电路包括：一个或多个能量源; 由于电场和磁场与另一电子设备或电缆的耦合，包括诸如电缆和电磁场耦合路径的导电路径的能量传播能量的传播路径; 和连接到系统的GND端口，其特征在于每个端口由噪声电压源或噪声电流源和内部阻抗表示。该噪声等效电路可用于确定外部阻抗根据外部连接的负载或与外部设备或电缆的距离而变化，从而可以分析整个系统的噪声（参见图1）。

3. 发明申请

US20110320995A1 Noise Analysis Designing Method 有权
标题翻译：噪声分析设计方法
公开(公告)号：US20110320995A1
公开(公告)日：2011-12-29
申请号：US13145694
申请日：2009-11-13
申请人： Hideki Osaka , Takashi Suga , Makoto Torigoe
发明人： Hideki Osaka , Takashi Suga , Makoto Torigoe
IPC分类号： G06F17/50
CPC分类号： G06F17/5036 , G06F2217/82 , Y02T10/82
摘要： To provide a simulation technology of ending multiphysics analysis on heat, vibration, and EMC within a practical time and with a low-price computation process at an early stage of product designing, in a noise analysis designing method for an electric device, such as an inverter for automobile, this electric device includes one or more energy sources, a propagation path through which energy from the energy source propagates, and a noise occurring part where an electromagnetic radiated noise occurs due to the energy coming from the propagation path, the method has a step of estimating the occurring noise, such as a occurring radiated noise, by analyzing a path specified by a user by using a calculator, and the path specified by the user is a path of the energy flowing through the propagation path.
摘要翻译：为了提供在实际的时间内结束对热，振动和EMC的多物理场分析的模拟技术，并且在产品设计的早期阶段以低价格的计算过程，在电气设备的噪声分析设计方法中，例如该电气装置包括一个或多个能量源，来自能量源的能量传播的传播路径以及由于来自传播路径的能量而产生电磁辐射噪声的噪声发生部分，该方法具有通过使用计算器分析由用户指定的路径来估计发生的噪声（例如发生的辐射噪声）的步骤，并且由用户指定的路径是流过传播路径的能量的路径。

4. 发明授权

US08484598B2 Noise analysis designing method 有权
标题翻译：噪声分析设计方法
公开(公告)号：US08484598B2
公开(公告)日：2013-07-09
申请号：US13145694
申请日：2009-11-13
申请人： Hideki Osaka , Takashi Suga , Makoto Torigoe
发明人： Hideki Osaka , Takashi Suga , Makoto Torigoe
IPC分类号： G06F17/50
CPC分类号： G06F17/5036 , G06F2217/82 , Y02T10/82
摘要： To provide a simulation technology of ending multiphysics analysis on heat, vibration, and EMC within a practical time and with a low-price computation process at an early stage of product designing, in a noise analysis designing method for an electric device, such as an inverter for automobile, this electric device includes one or more energy sources, a propagation path through which energy from the energy source propagates, and a noise occurring part where an electromagnetic radiated noise occurs due to the energy coming from the propagation path, the method has a step of estimating the occurring noise, such as a occurring radiated noise, by analyzing a path specified by a user by using a calculator, and the path specified by the user is a path of the energy flowing through the propagation path.
摘要翻译：为了提供在实际的时间内结束对热，振动和EMC的多物理场分析的模拟技术，并且在产品设计的早期阶段以低价格的计算过程，在电气设备的噪声分析设计方法中，例如该电气装置包括一个或多个能量源，来自能量源的能量传播的传播路径以及由于来自传播路径的能量而产生电磁辐射噪声的噪声发生部分，该方法具有通过使用计算器分析由用户指定的路径来估计发生的噪声（例如发生的辐射噪声）的步骤，并且由用户指定的路径是流过传播路径的能量的路径。

5. 发明申请

US20130132056A1 SIMULATION APPARATUS AND SIMULATION METHOD 有权
标题翻译：模拟装置和模拟方法
公开(公告)号：US20130132056A1
公开(公告)日：2013-05-23
申请号：US13702636
申请日：2011-05-13
申请人： Tadanobu Toba , Kenichi Shimbo , Hidefumi Ibe , Hideki Osaka
发明人： Tadanobu Toba , Kenichi Shimbo , Hidefumi Ibe , Hideki Osaka
IPC分类号： G06F17/50
CPC分类号： G06F17/5036 , G01R31/31816 , G06F17/5022 , G06F2217/70
摘要： A simulation apparatus includes a discrete events simulation section to perform a discrete type simulation of components of a configured model as defined based on attribute information that is information on parts of the components of the defined configured model and connection information showing a connectional relationship among the components of the defined configured model; and a soft error rate computation processing section to compute a soft error rate of the defined configured model based on the simulation result of the discrete events simulation section and data on soft error rates in the attribute information.
摘要翻译：模拟装置包括：离散事件模拟部分，用于执行基于属性信息定义的配置模型的分量的离散类型模拟，所述属性信息是关于所定义的配置模型的组件的部分的信息，以及示出组件之间的连接关系的连接信息的定义配置模型; 以及软错误率计算处理部，基于离散事件模拟部的模拟结果和属性信息中的软错误率的数据来计算定义的配置模型的软错误率。

6. 发明授权

US07711817B2 Data processing apparatus and network system that outputs quality of service information to a user 失效
标题翻译：向用户输出服务质量信息的数据处理装置和网络系统
公开(公告)号：US07711817B2
公开(公告)日：2010-05-04
申请号：US12243081
申请日：2008-10-01
申请人： Ryuichi Hattori , Toshihiko Ogura , Takashi Oeda , Koichi Okazawa , Hideki Osaka , Tsunehiro Tobita , Tsutomu Hara
发明人： Ryuichi Hattori , Toshihiko Ogura , Takashi Oeda , Koichi Okazawa , Hideki Osaka , Tsunehiro Tobita , Tsutomu Hara
IPC分类号： G06F15/173
CPC分类号： G06F9/5055 , G06F9/5044 , G06F2209/5015 , H04L29/12047 , H04L41/5009 , H04L61/15 , H04L67/36
摘要： In each of the information processing apparatuses connected to each other via a network, there is arranged a quality of service (QOS) table to which functions and performance thereof are registered. When an information processing apparatus is additionally linked with the network, a QOS table thereof is automatically registered to a local directory of the network such that an agent converts the contents of the QOS table into service information to be supplied via a user interface to the user. Thanks to the operation, information of functions and performance of each information processing apparatus connected to the network is converted into service information for the user. Consequently, the user can much more directly receive necessary services.
摘要翻译：在通过网络彼此连接的每个信息处理设备中，布置了其功能和性能被注册到其中的服务质量（QOS）表。当信息处理设备另外与网络链接时，其QOS表被自动地注册到网络的本地目录，使得代理将QOS表的内容转换成要经由用户界面提供给用户的服务信息。由于操作，连接到网络的每个信息处理设备的功能和性能的信息被转换成用户的服务信息。因此，用户可以更多地直接接收必要的服务。

7. 发明授权

US07319267B2 Semiconductor device 失效
标题翻译：半导体器件
公开(公告)号：US07319267B2
公开(公告)日：2008-01-15
申请号：US11712440
申请日：2007-03-01
申请人： Yutaka Uematsu , Hideki Osaka , Yoji Nishio , Yukitoshi Hirose
发明人： Yutaka Uematsu , Hideki Osaka , Yoji Nishio , Yukitoshi Hirose
IPC分类号： H01L23/02 , H01L23/34
CPC分类号： H01L23/642 , H01L23/5223 , H01L23/5228 , H01L23/5286 , H01L23/647 , H01L25/105 , H01L2224/73204 , H01L2924/19105 , H01L2924/3011
摘要： In a prior art, there has been a method in which a power supply line of an output buffer and that of a control circuit are independently provided so that the power supply noise occurring in the control circuit will not affect the output buffer. However, this method has had the problems that it increases both the number of power supply/grounding pins and power feed line inductance.The present invention provides a technique which, without causing the above two problems, i.e., (1) increased number of power supply/grounding pins and (2) increased power feed line inductance, prevents the noise causing a problem in a control circuit, from becoming routed around and induced into an output buffer. More specifically, the above can be realized by using either of two methods: (A) providing an on-chip bypass capacitor for the control circuit and isolating a power feed route of the control circuit from that of the output buffer in an AC-like manner, or (B) designing electrical parameters (inserting resistors) such that the oscillation mode of any electrical parameter noise induced into the power feed routes will change to overdamping.
摘要翻译：在现有技术中，存在一种方法，其中独立地提供输出缓冲器的电源线和控制电路的电源线，使得控制电路中出现的电源噪声不会影响输出缓冲器。然而，该方法存在增加电源/接地引脚数和馈电线电感的问题。本发明提供一种技术，其不会引起上述两个问题，即（1）增加电源/接地引脚数量和（2）增加的馈电线电感，防止在控制电路中引起问题的噪声变成路由并感应到输出缓冲区。更具体地，可以通过以下两种方法之一来实现上述：（A）为控制电路提供片上旁路电容器，并将控制电路的馈电路径与AC类似的输出缓冲器的馈电路径隔离方式或（B）设计电参数（插入电阻），使得引入馈电路径的任何电参数噪声的振荡模式将变为过阻尼。

8. 发明授权

US07257725B2 Memory system 失效
标题翻译：内存系统
公开(公告)号：US07257725B2
公开(公告)日：2007-08-14
申请号：US10294594
申请日：2002-11-15
申请人： Hideki Osaka , Toyohiko Komatsu , Masashi Horiguchi , Susumu Hatano , Kazuya Ito
发明人： Hideki Osaka , Toyohiko Komatsu , Masashi Horiguchi , Susumu Hatano , Kazuya Ito
IPC分类号： G06F1/00
CPC分类号： G06F13/4086
摘要： A clock is located at a position close to a plurality of memory modules connected to a memory controller and located away from the controller, and wiring is carried out so that read access is preferential for transmission of read data. With respect to write data, a delay amount corresponding to a round-trip propagation delay time to each of the modules is measured and writing of the write data is carried out while maintaining a known time relationship between the clock and data. To measure round-trip reflection, lines are wired between the modules and a location detection circuit in a 1:1 relationship, and the circuit measures a time taken from a signal output time of a driver having the same impedance as that of the wired lines to a reflected-wave reception time of a hysteresis receiver.
摘要翻译：时钟位于靠近与存储器控制器并且远离控制器的多个存储器模块的位置，并且执行布线，使得读取访问优先于读取数据的传输。对于写数据，测量对应于每个模块的往返传播延迟时间的延迟量，并且在保持时钟和数据之间的已知时间关系的同时执行写入数据的写入。为了测量往返反射，线路以1：1的关系连接到模块和位置检测电路之间，并且电路测量从具有与有线线路相同阻抗的驱动器的信号输出时间所花费的时间到滞后接收器的反射波接收时间。

9. 发明申请

US20060017144A1 Semiconductor device 有权
标题翻译：半导体器件
公开(公告)号：US20060017144A1
公开(公告)日：2006-01-26
申请号：US10981676
申请日：2004-11-05
申请人： Yutaka Uematsu , Hideki Osaka , Yoji Nishio , Yukitoshi Hirose
发明人： Yutaka Uematsu , Hideki Osaka , Yoji Nishio , Yukitoshi Hirose
IPC分类号： H01L23/02
CPC分类号： H01L23/642 , H01L23/5223 , H01L23/5228 , H01L23/5286 , H01L23/647 , H01L25/105 , H01L2224/73204 , H01L2924/19105 , H01L2924/3011
摘要： The present invention provides a technique which, without causing two problems, i.e., (1) increased number of power supply/grounding pins and (2) increased power feed line inductance, prevents the noise causing a problem in a control circuit, from becoming routed around and induced into an output buffer. More specifically, the above can be realized by using either of two methods: (A) providing an on-chip bypass capacitor for the control circuit and isolating a power feed route of the control circuit from that of the output buffer in an AC-like manner, or (B) designing electrical parameters (inserting resistors) such that the oscillation mode of any electrical parameter noise induced into the power feed routes will change to overdamping.
摘要翻译：本发明提供一种技术，其不会引起两个问题，即（1）增加电源/接地引脚的数量和（2）增加的馈电线电感，防止在控制电路中引起问题的噪声变为布线并引入输出缓冲区。更具体地，可以通过以下两种方法之一来实现上述：（A）为控制电路提供片上旁路电容器，并将控制电路的馈电路径与AC类似的输出缓冲器的馈电路径隔离方式或（B）设计电参数（插入电阻），使得引入馈电路径的任何电参数噪声的振荡模式将变为过阻尼。

10. 发明授权

US06985111B2 Printed circuit board and wireless communication apparatus 失效
标题翻译：印刷电路板和无线通信设备
公开(公告)号：US06985111B2
公开(公告)日：2006-01-10
申请号：US10717192
申请日：2003-11-20
申请人： Tsutomu Hara , Takashi Matsumoto , Hideki Osaka , Hitoshi Yokota , Kenji Kashiwagi
发明人： Tsutomu Hara , Takashi Matsumoto , Hideki Osaka , Hitoshi Yokota , Kenji Kashiwagi
IPC分类号： H01Q1/24
CPC分类号： H01Q1/526 , H05K1/0218 , H05K1/0237 , H05K1/141 , H05K2201/09309 , H05K2201/09618
摘要： A printed circuit board with reduced noise effects and without the need to increase the distance between a noise source and a wireless communication board. The circuit board includes multilayer structural conductive layers having a first conductive plane connected to power supply potential and a second conductive plane connected to ground potential. The first and second conductive planes are formed such that an electric field generated by a potential difference between the first conductive plane and the second conductive plane is concentrated on one side of one of the first conductive plane and the second conductive plane. The conductive plane associated with the concentrated electric field and the wireless communication board are on different sides relative to the conductive plane that is not associated with the concentrated electric field.
摘要翻译：一种印刷电路板，具有降低的噪音影响，无需增加噪声源与无线通信板之间的距离。电路板包括具有连接到电源电位的第一导电平面和连接到地电势的第二导电平面的多层结构导电层。第一和第二导电平面形成为使得由第一导电平面和第二导电平面之间的电位差产生的电场集中在第一导电平面和第二导电平面之一的一侧。与集中电场相关联的导电平面和无线通信板相对于与集中电场不相关的导电平面在不同的一侧。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式