会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • Method and system for using PSK sync word for fine tuning frequency adjustment
    • 使用PSK同步字进行微调频率调整的方法和系统
    • US20050197064A1
    • 2005-09-08
    • US11101961
    • 2005-04-08
    • Brima IbrahimHea KimHenrik JensenSiukai Mak
    • Brima IbrahimHea KimHenrik JensenSiukai Mak
    • H04L25/06H04B7/00H04B1/00H04B15/00
    • H04L25/063H04L27/22H04L2027/003H04L2027/0057H04L2027/0095
    • In RF transceivers, a method and system for using phase shift key (PSK) sync word for fine tuning frequency adjustment are provided. One aspect of the invention provides for adjusting a local oscillator frequency in a radio frequency (RF) receiver when a residual DC offset remains after a coarse frequency offset adjustment if performed. The fine adjustment may be necessary because of the synchronization required with a PSK-based modulated portion of a Bluetooth packet. A residual phase shift detected in a sync sequence portion of the Bluetooth packet may be utilized to determine a residual or fine frequency adjustment. This approach may allow an RF receiver to operate, in some instances, without the need for an equalizer. In this regard, the power consumed by the RF receiver may be minimized and/or the overall cost of the RF receiver may be reduced.
    • 在RF收发器中,提供了一种使用相移键(PSK)同步字进行微调频率调整的方法和系统。 本发明的一个方面提供了当在执行粗频率偏移调整之后剩余DC偏移保留时,调整射频(RF)接收机中的本地振荡器频率。 由于蓝牙分组的基于PSK的调制部分所需的同步,因此可能需要进行微调。 在蓝牙分组的同步序列部分中检测到的残余相移可用于确定残差或精细频率调整。 这种方法可以允许RF接收机在某些情况下操作,而不需要均衡器。 在这方面,RF接收机消耗的功率可以被最小化,和/或可以降低RF接收机的总体成本。
    • 3. 发明申请
    • Method and system for adjusting DC offset slice point in an RF receiver
    • 用于调整RF接收机中DC偏移片段的方法和系统
    • US20060093079A1
    • 2006-05-04
    • US11102157
    • 2005-04-08
    • Hea KimBrima IbrahimHenrik Jensen
    • Hea KimBrima IbrahimHenrik Jensen
    • H04L27/06H04L27/14
    • H04L27/142H04L25/062
    • A method for adjusting a DC offset slice point in an RF receiver is provided and may comprise estimating DC offset using a combination of fast tracking of an input signal and slow tracking of an input signal. If both are used, the fast tracking may be executed prior to executing the slow tracking. The fast tracking may acquire synchronizing signals transmitted before a payload. Additionally, noise tolerance may be increased in the fast tracking and the slow tracking by using tracking envelopes. The fast tracking may average acquisition envelopes and tracking envelopes using a fast tracking weighting factor to a sum of the acquisition envelopes and a slow tracking weighting factor to a sum of the tracking envelopes. Additionally, the slow tracking may average the tracking envelopes.
    • 提供了一种用于调整RF接收机中的DC偏移切片点的方法,并且可以包括使用输入信号的快速跟踪和输入信号的慢跟踪的组合来估计DC偏移。 如果使用两者,则可以在执行慢速跟踪之前执行快速跟踪。 快速跟踪可以获取在有效载荷之前传输的同步信号。 此外,通过使用跟踪包络,快速跟踪和慢速跟踪可能会增加噪声容限。 快速跟踪可以使用快速跟踪加权因子将采集包络和跟踪包络平均为采集包络和缓慢跟踪加权因子之和到跟踪包络的总和。 此外,慢速跟踪可以平均跟踪包络。
    • 5. 发明申请
    • Method and system for frequency feedback adjustment in digital receivers
    • 数字接收机频率反馈调整方法及系统
    • US20050181729A1
    • 2005-08-18
    • US11102123
    • 2005-04-08
    • Brima IbrahimHea KimHenrik Jensen
    • Brima IbrahimHea KimHenrik Jensen
    • H04L25/06H04B7/00H04B17/00H04M1/00
    • H03J7/02H03J2200/02H04L25/063H04L27/142H04L2027/0057H04L2027/0065
    • In RF transceivers, a method and a system for a frequency feedback adjustment in digital receivers are provided. A DC offset may result from the difference in frequencies between an RF transmitter and an RF receiver. An adjustment of the receiver's frequency may be implemented after synchronization occurs and may be performed by utilizing the Forward Error Correction (FEC) repetition rate in a header of a Bluetooth packet. The adjustment may be performed when the frequency difference exceeds a threshold value. In another aspect, adjusting the frequency of the RF receiver may be performed by modifying and/or changing a phase locked loop (PLL) trimmer register. This approach may allow an RF receiver to operate, in some instances, without the need for an equalizer. In this regard, the power consumed by the RF receiver may be minimized and/or the overall cost of the RF receiver may be reduced.
    • 在RF收发器中,提供了用于数字接收机中的频率反馈调整的方法和系统。 DC偏移可能由RF发射机和RF接收机之间的频率差引起。 可以在同步发生之后实现接收机频率的调整,并且可以通过利用蓝牙分组的报头中的前向纠错(FEC)重复率来执行。 当频率差超过阈值时,可以进行调整。 在另一方面,可以通过修改和/或改变锁相环(PLL)微调寄存器来调整RF接收机的频率。 这种方法可以允许RF接收机在某些情况下操作,而不需要均衡器。 在这方面,RF接收机消耗的功率可以被最小化,和/或可以降低RF接收机的总体成本。
    • 6. 发明申请
    • RF transmitter architecture for continuous switching between modulations modes
    • RF发射机架构,用于在调制模式之间连续切换
    • US20050220218A1
    • 2005-10-06
    • US10816731
    • 2004-04-02
    • Henrik JensenBrima Ibrahim
    • Henrik JensenBrima Ibrahim
    • H04B1/69H04L1/00H04L27/00
    • H04L27/0008H04L1/0003H04L1/0025
    • The present invention provides a radio transmitter having a digital modulator that further includes logic for continuous amplitude and continuous phase modulation switching in an RF transmitter intended to support both frequency shift keying (FSK) and phase shift keying (PSK) modulation techniques in a smooth and continuous manner that does not violate spectral mask requirements. The invention supports continuous modulation switching both ways, i.e., from FSK to PSK and from PSK to FSK. In operation, the radio transmitter initially operates in a first communication mode, transmitting communication signals to a remote agent according to a first modulation technique at a first data rate and then transitions to the second modulation type at a second data rate without spectral mask violation.
    • 本发明提供了一种具有数字调制器的无线电发射机,该数字调制器还包括用于RF发射机中的连续振幅和连续相位调制切换的逻辑,其旨在支持频移键控(FSK)和相移键控(PSK)调制技术, 连续的方式,不违反光谱掩模要求。 本发明支持连续调制方式两种方式,即从FSK到PSK,从PSK到FSK。 在操作中,无线电发射机最初以第一通信模式操作,根据第一数据速率的第一调制技术向远程代理发送通信信号,然后以没有频谱掩模违例的第二数据速率转换到第二调制类型。
    • 8. 发明授权
    • Method and system for packet synchronization
    • 数据包同步的方法和系统
    • US09071417B2
    • 2015-06-30
    • US11101990
    • 2005-04-08
    • Brima IbrahimHea Joung KimHenrik Jensen
    • Brima IbrahimHea Joung KimHenrik Jensen
    • H04L7/00H04L7/08
    • H04L7/08
    • A method and system for packet synchronization may comprise receiving a plurality of bits from an incoming sample of data. The received plurality of bits may be sliced at a first sampling rate. A logic level of at least one of the received plurality of bits may be determined based on the slicing of the received plurality of bits. The received plurality of bits may be synchronized with a channel access code based on determining the logic level of at least one of the received plurality of bits. The channel access code may be sampled at a higher frequency, to increase the probability of detecting whether the incoming bit is LOGIC 1 or LOGIC 0.
    • 用于分组同步的方法和系统可以包括从输入的数据样本接收多个比特。 所接收的多个比特可以以第一采样率进行切片。 可以基于所接收的多个比特的限幅来确定所接收的多个比特中的至少一个的逻辑电平。 基于确定所接收的多个比特中的至少一个的逻辑电平,所接收的多个比特可以与信道接入码同步。 可以以更高的频率对信道接入码进行采样,以增加检测进入位是逻辑1还是逻辑0的概率。
    • 9. 发明申请
    • Channel-select decimation filter with programmable bandwidth
    • 具有可编程带宽的通道选择抽取滤波器
    • US20070027943A1
    • 2007-02-01
    • US11189910
    • 2005-07-26
    • Henrik JensenBrima Ibrahim
    • Henrik JensenBrima Ibrahim
    • G06F17/10
    • H04L27/38H03H17/0664H03H17/0671
    • A channel-select decimation filter capable of operating in multiple bandwidth modes includes a first low pass filter stage, a variable gain stage, a subtraction module a second low pass filter stage and a down-sampling module. The first low pass filter stage includes a first programmable delay module for filtering input signals to produce first low pass filtered signals. The variable gain stage applies a programmable gain to the input signals to produce gained input signals. The subtraction module subtracts the first low pass filtered signals from the gain input signals to produce first stage signals. The second low pass filter stage includes a second programmable delay module for filtering the first stage signals to produce channel-selected signals. The first programmable delay module, second programmable delay module and programmable gain are programmed to implement one of the multiple bandwidth modes.
    • 能够在多个带宽模式下工作的频道选择抽取滤波器包括第一低通滤波器级,可变增益级,减法模块,第二低通滤波级和下采样模块。 第一低通滤波器级包括用于滤波输入信号以产生第一低通滤波信号的第一可编程延迟模块。 可变增益级将可编程增益应用于输入信号以产生增益的输入信号。 减法模块从增益输入信号中减去第一低通滤波信号,以产生第一级信号。 第二低通滤波器级包括用于对第一级信号进行滤波以产生通道选择信号的第二可编程延迟模块。 第一可编程延迟模块,第二可编程延迟模块和可编程增益被编程以实现多种带宽模式之一。