会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • High-speed cycle clock-synchronous memory device
    • 高速循环时钟同步存储器件
    • US06480423B2
    • 2002-11-12
    • US09873313
    • 2001-06-05
    • Haruki TodaKenji TsuchidaHitoshi Kuyama
    • Haruki TodaKenji TsuchidaHitoshi Kuyama
    • G11C700
    • G11C7/22G11C7/1072G11C11/4087
    • A high-speed clock-synchronous memory device is provided with a sense amplifier S/A shared by and between cell arrays, and a cell array controller unit CNTRLi, wherein input and output of data/command synchronous with the clock, access command supplies all address data bits (row and column) simultaneously. By acknowledging a change in bits observed between tow successive commands, regarding some of the address bits configuring an access address, the device judges whether the current access is made within the same cell array as the preceding access, between the neighboring cell arrays, or between remote cell arrays. According to the judgment, suitable command cycle is applied. At this time, the command cycle satisfies the relationship: S≧N≧F.
    • 高速时钟同步存储装置设置有由单元阵列之间和单元阵列之间共享的读出放大器S / A和单元阵列控制器单元CNTRLi,其中与时钟同步的数据/命令的输入和输出访问命令提供所有 同时地址数据位(行和列)。 通过确认在两个连续命令之间观察到的位的改变,关于配置访问地址的一些地址位,设备判断当前访问是在与先前的访问相同的单元阵列之间,相邻单元阵列之间,还是在 远程单元阵列。 根据判断,应用适当的命令循环。 此时,命令循环满足关系:S> = N> = F。
    • 2. 发明授权
    • High-speed cycle clock-synchronous memory device
    • 高速循环时钟同步存储器件
    • US06295231B1
    • 2001-09-25
    • US09354102
    • 1999-07-15
    • Haruki TodaKenji TsuchidaHitoshi Kuyama
    • Haruki TodaKenji TsuchidaHitoshi Kuyama
    • G11C700
    • G11C7/22G11C7/1072G11C11/4087
    • A high-speed clock-synchronous memory device is provided with a sense amplifier S/A shared by and between cell arrays, and a cell array controller unit CNTRLi, wherein input and output of data/command synchronous with the clock, access command supplies all address data bits (row and column) simultaneously. By acknowledging a change in bits observed between two successive commands, regarding some of address bits configuring access address, the device judges whether the current access is made within the same cell array as the preceding access, between the neighboring cell arrays, or between remote cell arrays. According to the judgement, suitable command cycle is applied. At this time, the command cycle satisfies relationship: S≧N≧F.
    • 高速时钟同步存储装置设置有由单元阵列之间和单元阵列之间共享的读出放大器S / A和单元阵列控制器单元CNTRLi,其中与时钟同步的数据/命令的输入和输出访问命令提供所有 同时地址数据位(行和列)。 通过确认在两个连续命令之间观察到的位的变化,关于配置访问地址的一些地址位,设备判断当前访问是在与先前访问相同的单元阵列之间,相邻单元阵列之间还是在远程单元之间 阵列 根据判断,应用适当的命令循环。 此时,命令循环满足关系:S> = N> = F。
    • 8. 发明授权
    • Clock-synchronous system
    • 时钟同步系统
    • US06185150B2
    • 2001-02-06
    • US09448412
    • 1999-11-23
    • Haruki TodaKenji TsuchidaHitoshi Kuyama
    • Haruki TodaKenji TsuchidaHitoshi Kuyama
    • G11C800
    • G11C7/109G11C7/1072G11C7/1078
    • A delay circuit produces an activation signal by delaying a clock signal by 270 degrees. A receiver circuit is responsive to the activation signal to capture a command latch enable signal indicating a command cycle and produce an internal signal corresponding to the command cycle. An AND circuit produces a command latch signal synchronized with the clock signal during an interval in which the internal signal is produced. Command receivers take command-forming signals only when the command latch signal is applied thereto. That is, these command receivers are activated only when the command latch signal is received but not at all times. This prevents power dissipation from increasing and allows a plurality of signals to be monitored reliably.
    • 延迟电路通过将时钟信号延迟270度来产生激活信号。 接收器电路响应于激活信号以捕获指示命令周期的命令锁存使能信号并产生对应于命令周期的内部信号。 AND电路在产生内部信号的间隔期间产生与时钟信号同步的命令锁存信号。 命令接收器只有当命令锁存信号被施加到命令形成信号时才采取命令形成信号。 也就是说,这些命令接收器仅在接收到命令锁存信号时才被激活,而不是始终被激活。 这防止功率消耗增加,并且允许可靠地监视多个信号。
    • 10. 发明授权
    • Clock-synchronous semiconductor memory device and access method thereof
    • 时钟同步半导体存储器件及其访问方法
    • US5986968A
    • 1999-11-16
    • US113570
    • 1998-07-10
    • Haruki TodaHitoshi Kuyama
    • Haruki TodaHitoshi Kuyama
    • G11C7/10G11C8/04G11C7/00
    • G11C8/04G11C7/1045G11C7/1072
    • A clock-synchronous semiconductor memory device includes many memory cells arranged in matrix, a count section for counting the actual number of cycles of a continuous, externally-supplied basic clock signal, a control section for inputting a row enable control signal (/RE) and the column enable control signal (/CE) provided from an external device, other than the basic clock signal, for which the control signals are at a specified level, synchronized with the basic control signal, and for setting the initial address for data access of the memory cells, and a data I/O section for executing a data access operation for the address set by the control section. In the device, the output of data from the memory cells through the data I/O section is started after the setting of the initial address by the control sections and after a specified number of basic clock signals has been counted by the count section.
    • 时钟同步半导体存储器件包括以矩阵形式布置的许多存储器单元,用于对连续的外部供给的基本时钟信号的实际循环次数进行计数的计数部分,用于输入行使能控制信号(/ RE)的控制部分, 以及与基本时钟信号不同的外部设备提供的与基本控制信号同步的指令级别的列使能控制信号(/ CE),并且用于设置用于数据访问的初始地址 以及用于执行由控制部分设置的地址的数据访问操作的数据I / O部分。 在设备中,通过控制部分设置初始地址之后,在计数部分计数了指定数量的基本时钟信号之后,通过数据I / O部分从存储器单元输出数据。