会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • ANALOG-DIGITAL CORRELATOR
    • 模拟数字相关器
    • EP0322454B1
    • 1991-02-27
    • EP88907499.3
    • 1988-06-22
    • Hughes Aircraft Company
    • BURNS, Richard, J.GRIM, Kenneth, R.LEVY, Miguel, E.
    • G06J1/00G01S13/28
    • G01S13/288G06J1/005
    • An analog-digital correlator (10) utilizes a plurality of sample and hold circuits (16-0 to 16-(M-1)) to directly store samples of a received analog signal. Bits of a correlation pattern are shifted through stages in a correlation pattern shift register (26). The state of the correlation pattern bits causes the value in the associated sample and hold circuit (16) to either be inverted or noninverted when it is summed with other similarly generated signals from the remaining sample and hold circuits to form the correlation output sum by network (30). The output of network (30) will peak when the bits of the digital correlation pattern signal are shifted to stages in register (26) that are aligned with the sample and hold circuits containing the digitally-impressed code of interest. In the preferred embodiment, a mask shift register (28) is used to selectively disable certain of the sample and hold circuits from affecting the correlation output sum. To this end, mask bits corresponding to the length of the digitally-impressed code are shifted through mask register (28) simultaneously with the correlation pattern bits in register (26).
    • 3. 发明公开
    • ANALOG-DIGITAL CORRELATOR
    • 模拟数字相关。
    • EP0322454A1
    • 1989-07-05
    • EP88907499.0
    • 1988-06-22
    • HUGHES AIRCRAFT COMPANY
    • BURNS, Richard, J.GRIM, Kenneth, R.LEVY, Miguel, E.
    • G01J1G01S7G01S13G06J1
    • G01S13/288G06J1/005
    • An analog-digital correlator (10) utilizes a plurality of sample and hold circuits (16-0 to 16-(M-­ 1)) to directly store samples of a received analog signal. Bits of a correlation pattern are shifted through stages in a correlation pattern shift register (26). The state of the correlation pattern bits causes the value in the asso­ ciated sample and hold cir­ cuit (16) to either be invert­ ed or noninverted when it is summed with other similar­ ly generated signals from the remaining sample and hold circuits to form the correlation output sum by network (30). The output of network (30) will peak when the bits of the digital correlation pattern signal are shifted to stages in register (26) that are aligned with the sample and hold circuits containing the digitally-impressed code of interest. In the preferred embodiment, a mask shift register (28) is used to selectively dis­ able certain of the sample and hold circuits from affecting the correlation output sum. To this end, mask bits correspond­ ing to the length of the digitally-impressed code are shifted through mask register (28) simultaneously with the correlation pattern bits in register (26).