会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 8. 发明专利
    • PHASE SYNCHRONOUS OSCILLATOR
    • JPH01305623A
    • 1989-12-08
    • JP13548688
    • 1988-06-03
    • HITACHI LTD
    • SUZUKI SHINJIFUKUSHIMA YUTAKASHIMIZU TAKEHIKO
    • H03L7/093H03L7/08
    • PURPOSE:To reduce the fluctuation of a normal phase error due to the dispersion of parts or the change of an environment and to obtain the phase synchronous oscillator of high stability by providing an amplitude limit element in the input part of a loop filter. CONSTITUTION:Amplitude limit elements 21 and 22 such as a diode, etc., to limit the amplitude of an input voltage to a constant value are provided in the input part of a loop filter 2A. Accordingly, even when the amplitude of an output differential voltage in a phase comparator 1 is fluctuated, since the input differential voltage of the loop filter 2A is limited to the constant amplitude value, the fluctuation of the output differential voltage to accompany the characteristic change of the phase comparator 1 is absorbed and the phase- voltage converting gain of the phase comparator 1 can be suppressed to the constant value. Thus, the fluctuation of the normal phase error, which is caused by the dispersion of the parts and the change of the environment such as a temperature and a power source voltage, etc., can be made small and the phase synchronous oscillator of the high stability can be obtained.
    • 9. 发明专利
    • PHASE LOCKED LOOP OSCILLATOR
    • JPS6489619A
    • 1989-04-04
    • JP24373487
    • 1987-09-30
    • HITACHI LTD
    • TAKAHASHI YASUSHIMAEDA MINORUFUKUSHIMA YUTAKA
    • H03L7/08H03L7/06H03L7/14
    • PURPOSE:To suppress the accumulation of output phase fluctuation by providing a means to measure a time, in which the fluctuation of the central frequency of a phase locked loop oscillator goes to be the integer-fold output frequency control resolution, and a means to detect a control value, in which an output frequency goes to be higher than an input reference clock frequency, and a control value in which it goes to be lower. CONSTITUTION:This device is composed ot a phase comparator 1, a processing circuit 2, a rubidium optical transmitter 3 and a phase locked loop oscillator 4. In this constitution, a phase difference between a reference input clock fin and an output clock fo is detected by the phase comparator 1 and the processing circuit 2 calculates the control value from the detected result. The output clock fo is made by a rubidium oscillator 3, which goes to be a reference oscillator at a selftraveling time, and the phase synchronizing oscillator 4 to be synchronized to it. For the phase locked loop oscillator 4, since an output clock frequency is controlled by the above mentioned control value, the output clock fo is synchronized to the rubidium oscillator 3 and the input clock fin.