专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5819027A Bus patcher 失效
公开(公告)号：US5819027A
公开(公告)日：1998-10-06
申请号：US607943
申请日：1996-02-28
申请人： Gerald A. Budelman , William A. Hobbs , Stephen J. Peters , Tsvika Kurts , Nitin V. Sarangdhar , Kenneth B. Oliver
发明人： Gerald A. Budelman , William A. Hobbs , Stephen J. Peters , Tsvika Kurts , Nitin V. Sarangdhar , Kenneth B. Oliver
IPC分类号： G06F11/00 , G06F11/25 , G06F11/267 , G06F11/34 , H04L12/24
CPC分类号： G06F11/349 , G06F11/004 , H04L41/0631 , H04L43/0811 , H04L43/12 , G06F11/221 , G06F11/25 , G06F2201/88
摘要： An apparatus including a protocol watcher adapted for use with a bus, a state machine adapted to detect known bug signatures on the bus, and a perturber adapted to intervene on the bus to prevent occurrence of bugs having those signatures. A system utilizing such includes a bus, a first agent coupled to the bus, a second agent coupled to the bus for communicating to the first agent according to a bus protocol, and the bus patcher coupled to the bus for monitoring a communication from the second agent to the first agent to identify an event which would cause an error in the apparatus, and for modifying the communication such that the event is avoided. Any of the protocol watcher, state machine, and/or perturber may be programmable.

2. 发明授权

US06463554B1 Bus patcher 失效
标题翻译：巴士补丁
公开(公告)号：US06463554B1
公开(公告)日：2002-10-08
申请号：US09156179
申请日：1998-09-17
申请人： Gerald A Budelman , William A. Hobbs , Stephen J. Peters , Tsvika Kurts , Nitin V. Sarangdhar , Kenneth B. Oliver
发明人： Gerald A Budelman , William A. Hobbs , Stephen J. Peters , Tsvika Kurts , Nitin V. Sarangdhar , Kenneth B. Oliver
IPC分类号： G06F1100
CPC分类号： G06F11/349 , G06F11/004 , G06F11/221 , G06F11/25 , G06F2201/88 , H04L41/0631 , H04L43/0811 , H04L43/12
摘要： An apparatus including a protocol watcher adapted for use with a bus, a state machine adapted to detect known bug signatures on the bus, and a perturber adapted to intervene on the bus to prevent occurrence of bugs having those signatures. A system utilizing such includes a bus, a first agent coupled to the bus, a second agent coupled to the bus for communicating to the first agent according to a bus protocol, and the bus patcher coupled to the bus for monitoring a communication from the second agent to the first agent to identify an event which would cause an error in the apparatus, and for modifying the communication such that the event is avoided. Any of the protocol watcher, state machine, and/or perturber may be programmable.
摘要翻译：一种包括适于与总线一起使用的协议观察器的装置，适用于检测总线上的已知错误签名的状态机，以及适用于在总线上干预以防止发生具有这些签名的错误的扰码器。一种使用这种系统的系统包括总线，耦合到总线的第一代理，耦合到总线的第二代理，用于根据总线协议与第一代理进行通信，并且总线修补器耦合到总线，用于监视来自第二个代理到第一代理以识别将导致设备中的错误的事件，以及用于修改通信，使得避免事件。任何协议监视器，状态机和/或监听器都可以是可编程的。

3. 发明授权

US06904480B1 Testing a bus using bus specific instructions 失效
标题翻译：使用总线特定说明测试总线
公开(公告)号：US06904480B1
公开(公告)日：2005-06-07
申请号：US08992222
申请日：1997-12-17
申请人： William A. Hobbs , Doug Boyce , Kenneth B. Oliver , Pierre M. Brasseur
发明人： William A. Hobbs , Doug Boyce , Kenneth B. Oliver , Pierre M. Brasseur
IPC分类号： G06F13/00 , G06F13/40 , G06F13/42
CPC分类号： G06F13/42 , G06F13/4004
摘要： A system for generating transactions on a bus includes at least one instruction memory storing predefined bus stimuli instructions and at least one phase generator coupled between the bus and the instruction memory for providing signals to the bus in response to the instruction memory.
摘要翻译：用于在总线上产生交易的系统包括存储预定义的总线刺激指令的至少一个指令存储器和耦合在总线和指令存储器之间的至少一个相位发生器，用于响应于指令存储器向总线提供信号。

4. 发明授权

US5640542A On-chip in-circuit-emulator memory mapping and breakpoint register modules 失效
标题翻译：片上在线仿真器内存映射和断点寄存器模块
公开(公告)号：US5640542A
公开(公告)日：1997-06-17
申请号：US583310
申请日：1996-01-05
申请人： Ronald J. Whitsel , William A. Hobbs
发明人： Ronald J. Whitsel , William A. Hobbs
IPC分类号： G06F11/36 , G06F9/445
CPC分类号： G06F11/3648
摘要： A pair of In-Circuit-Emulator modules are embedded within a microprocessor to implement parts of an In-Circuit-Emulator system. A first In-Circuit-Emulator module, the In-Circuit-Emulator memory mapping module, maps specified physical addresses into a debug memory. The physical addresses mapped into the debug memory are set by programmable registers. The second In-Circuit-Emulator module, the In-Circuit-Emulator breakpoint module, allows the user to set conditions that cause the processor to recognize specific bus events. The In-Circuit-Emulator breakpoint module monitors an internal bus and an internal bus controller. The user can set specific bus event conditions by writing to a set of breakpoint registers in the breakpoint module.
摘要翻译：一对在线仿真器模块嵌入微处理器中以实现在线仿真器系统的一部分。第一个在线仿真器模块，在线仿真器内存映射模块将指定的物理地址映射到调试内存。映射到调试存储器的物理地址由可编程寄存器设置。第二个在线仿真器模块，即在线仿真器断点模块，允许用户设置使处理器识别特定总线事件的条件。在线仿真器断点模块监视内部总线和内部总线控制器。用户可以通过写入断点模块中的一组断点寄存器来设置特定的总线事件条件。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式