会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • ELECTRONIC SWITCH NETWORK
    • JPS5711594A
    • 1982-01-21
    • JP8707380
    • 1980-06-26
    • FUJITSU LTD
    • NAITOU WATARUOBARA SHINICHIROU
    • H04Q3/52H04Q3/58
    • PURPOSE:To improve the transmission characteristic and to prevent the deterioration of SN through the insertion of a switch network, by connecting the secondary side of (n) sets of transformers connecting channels at the primary side with each other via an electronic switch and providing a load impedance circuit in series with the switch. CONSTITUTION:To the secondary side of a transformer T1 to the primary side of which is connected with a main trunk CT, a transformer T2 connected to an extension circuit LC via a CMOS switch SW, is connected to constitute an electronic switch network for a button telephone device. At the secondary side of the transformer T1, the negative impedance circuit N having an operational amplifier A is connected in series. Further, by suitably selecting the circuit constant of the circuit N, the impedance from input terminals N1 and N2 is taken as negative characteristic and the negative impedance compensate the transmission loss by the switch network SW and the transformers T1, T2, the deterioration of the SN ratio is prevented and the transmission characteristic is improved.
    • 4. 发明专利
    • Level shifting circuit
    • 水平移位电路
    • JPS59114921A
    • 1984-07-03
    • JP22452782
    • 1982-12-21
    • Fujitsu Ltd
    • NAITOU WATARUTAKENO MINORU
    • H03K17/00H03K5/00H03K17/62
    • H03K17/62
    • PURPOSE:To prevent the reduction of output signals due to overflow by using a multiplexer circuit of the final stage as a tristate output, and adding a control circuit consisting of a gate and a resistance. CONSTITUTION:A multiplexer circuit 1-k' having a tristate output is provided at the final stage among those multiplexer circuits which are connected in cascade each other. A control circuit consists of a gate 3 and resistances 4-1-4-n. The upper (m) units of output terminals of the circuit 1-k' are connected to the input terminal of the gate 3, and the output terminal of the gate 3 is connected to an output enable terminal E of the circuit 1-k'. At the same time, the output terminal of the circuit 1-k' is connected to the voltage +V showing the logic value 1 via resistances 4-1-4-n. With such a connection, a saturated output signal do' is delivered in case the upper (m) bits of the signal supplied to the circuit 1-k' are all set at logic 1. Thus it is possible to prevent the reduction due to an overflow of an output signal.
    • 目的:通过使用最终级的多路复用器电路作为三态输出来防止由于溢出而导致的输出信号的减少,并且添加由栅极和电阻组成的控制电路。 构成:具有三态输出的多路复用器电路1-k'被提供在彼此级联的那些多路复用器电路中的最后级。 控制电路由栅极3和电阻4-1-4-n组成。 电路1-k'的输出端的上(m)个单元连接到栅极3的输入端,栅极3的输出端连接到电路1-k'的输出使能端E, 。 同时,电路1-k'的输出端通过电阻4-1-4-n连接到表示逻辑值1的电压+ V。 通过这样的连接,在提供给电路1-k'的信号的高(m)位全部设置为逻辑1的情况下,输出饱和输出信号do'。因此,可以防止由于 输出信号溢出。