专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08199147B2 Three-dimensional display apparatus, method, and program 有权
标题翻译：三维显示装置，方法和程序
公开(公告)号：US08199147B2
公开(公告)日：2012-06-12
申请号：US13120530
申请日：2009-09-25
申请人： Eiji Ishiyama , Kouichi Yahagi , Tomonori Masuda
发明人： Eiji Ishiyama , Kouichi Yahagi , Tomonori Masuda
IPC分类号： G06T15/00 , G09G5/00
CPC分类号： H04N5/76 , H04N9/8042 , H04N13/183 , H04N13/254
摘要： A subject is imaged at a predetermined time interval by a plurality of imaging units which obtains a plurality of images having a parallax of a subject viewed from different viewpoints by imaging the subject from different viewpoints. An evaluation value which includes at least one of a luminance and a high frequency component of the images obtained by the imaging units at the predetermined time interval is calculated. When the evaluation value has changed by an amount exceeding a predetermined threshold value, the distance information calculation and three-dimensional processing on the plurality of images and object are performed. Here, a relative position of the object with respect to the three-dimensional image in a three-dimensional space is changed based on the distance information such that overlapping of the object and the three-dimensional image on top of each other is prevented when the three-dimensional display is performed.
摘要翻译：通过多个成像单元以预定的时间间隔对被摄体进行成像，所述多个成像单元通过从不同的视点对被摄体进行成像来获得具有从不同视点观看的被摄体的视差的多个图像。计算包括以预定时间间隔由成像单元获得的图像的亮度和高频分量中的至少一个的评估值。当评估值改变超过预定阈值的量时，执行对多个图像和对象的距离信息计算和三维处理。这里，基于距离信息来改变对象相对于三维空间中的三维图像的相对位置，使得当物体和三维图像在顶部彼此的重叠被防止时执行三维显示。

2. 发明申请

US20110169825A1 THREE-DIMENSIONAL DISPLAY APPARATUS, METHOD, AND PROGRAM 有权
标题翻译：三维显示设备，方法和程序
公开(公告)号：US20110169825A1
公开(公告)日：2011-07-14
申请号：US13120530
申请日：2009-09-25
申请人： Eiji Ishiyama , Kouichi Yahagi , Tomonori Masuda
发明人： Eiji Ishiyama , Kouichi Yahagi , Tomonori Masuda
IPC分类号： G06T15/00
CPC分类号： H04N5/76 , H04N9/8042 , H04N13/183 , H04N13/254
摘要： A subject is imaged at a predetermined time interval by a plurality of imaging units which obtains a plurality of images having a parallax of a subject viewed from different viewpoints by imaging the subject from different viewpoints. An evaluation value which includes at least one of a luminance and a high frequency component of the images obtained by the imaging units at the predetermined time interval is calculated. When the evaluation value has changed by an amount exceeding a predetermined threshold value, the distance information calculation and three-dimensional processing on the plurality of images and object are performed. Here, a relative position of the object with respect to the three-dimensional image in a three-dimensional space is changed based on the distance information such that overlapping of the object and the three-dimensional image on top of each other is prevented when the three-dimensional display is performed.
摘要翻译：通过多个成像单元以预定的时间间隔对被摄体进行成像，所述多个成像单元通过从不同的视点对被摄体进行成像来获得具有从不同视点观看的被摄体的视差的多个图像。计算包括以预定时间间隔由成像单元获得的图像的亮度和高频分量中的至少一个的评估值。当评估值改变超过预定阈值的量时，执行对多个图像和对象的距离信息计算和三维处理。这里，基于距离信息来改变对象相对于三维空间中的三维图像的相对位置，使得当物体和三维图像在顶部彼此的重叠被防止时执行三维显示。

3. 发明授权

US08294711B2 Device, method, and program for three-dimensional imaging by reducing or eliminating parallax during a zoom operation 有权
标题翻译：用于通过在变焦操作期间减少或消除视差来进行三维成像的装置，方法和程序
公开(公告)号：US08294711B2
公开(公告)日：2012-10-23
申请号：US13120566
申请日：2009-09-09
申请人： Kouichi Yahagi
发明人： Kouichi Yahagi
IPC分类号： G06T15/00
CPC分类号： G03B35/08 , H04N13/225 , H04N13/239 , H04N13/296
摘要： Two or more images having a parallax therebetween are obtained by imaging a subject from different positions using imaging units. Three-dimensional processing for three-dimensional display is applied to the two or more images, and the two or more images are displayed on a display unit. While the imaging units carry out a zoom operation, three-dimensional display with a reduced parallax between the two or more images or two-dimensional display is performed.
摘要翻译：通过使用成像单元对来自不同位置的对象进行成像，获得具有视差的两个或更多个图像。将三维显示的三维处理应用于两张以上的图像，将两张以上的图像显示在显示部上。当成像单元执行变焦操作时，执行在两个或更多图像之间具有减小的视差的三维显示或二维显示。

4. 发明申请

US20110193937A1 IMAGE PROCESSING APPARATUS AND METHOD, AND IMAGE PRODUCING APPARATUS, METHOD AND PROGRAM 审中-公开
标题翻译：图像处理装置和方法以及图像生成装置，方法和程序
公开(公告)号：US20110193937A1
公开(公告)日：2011-08-11
申请号：US13122875
申请日：2009-10-08
申请人： Mikio Watanabe , Satoshi Nakamura , Kouichi Yahagi
发明人： Mikio Watanabe , Satoshi Nakamura , Kouichi Yahagi
IPC分类号： H04N13/00 , G06K9/00
CPC分类号： H04N5/772 , G06T13/80 , G06T15/205 , H04N5/2627 , H04N9/7921 , H04N9/8042 , H04N9/8047 , H04N9/8205 , H04N9/8227 , H04N13/111 , H04N13/161 , H04N13/178
摘要： An image reproducing apparatus (and method) includes obtaining a plurality of original images of a subject viewed from different viewpoints for generating a three-dimensional image, generating at least one interpolation image from the plurality of original images for interpolating a viewpoint between at least the plurality of original images, generating a motion picture in which the plurality of original images and at least some of the interpolation images are arranged in the order of viewpoint, and storing the plurality of original images and the motion picture in relation to each other.
摘要翻译：图像再现装置（和方法）包括从用于生成三维图像的不同视点观看的被摄体的多个原始图像，从多个原始图像生成至少一个内插图像，用于内插至少多个原始图像，生成其中多个原始图像和至少一些内插图像以视点的顺序排列的运动图像，并且彼此相关地存储多个原始图像和运动图像。

5. 发明授权

US5247301A Analog-to-digital conversion method and apparatus with a controlled switch for high-speed conversion 失效
标题翻译：具有用于高速转换的受控开关的模数转换方法和装置
公开(公告)号：US5247301A
公开(公告)日：1993-09-21
申请号：US761262
申请日：1991-09-17
申请人： Kouichi Yahagi , Masumi Kasahara
发明人： Kouichi Yahagi , Masumi Kasahara
IPC分类号： H03M1/12 , G11C27/02 , H03K17/16 , H03K17/687 , H03M1/14 , H03M1/36
CPC分类号： H03K17/162 , H03M1/146 , H03M1/361
摘要： An analog-to-digital converter receiving an analog signal and producing a digital output signal corresponding to a value of the analog signal includes a plurality of sets each having a plurality of sample-and-hold circuits having inputs connected in parallel with each other, an analog switch responsive to a control signal to apply the input analog signal to the junction of the parallel connection of the plurality of sample-and-hold circuits, and a plurality of encoders respectively connected to outputs of the plurality of sets to convert output signals of the plurality of sample-and-hold circuits into a binary signal. Each of the plurality of sample-and-hold circuits includes a series connection of a second analog switch and a capacitor and the analog-to-digital converter further includes comparators connected to outputs of the plurality of sample-and-hold circuits. Advantageously, errors in timing for sampling conducted in the plurality of sample-and-hold circuits can be eliminated.
摘要翻译：接收模拟信号并产生与模拟信号的值相对应的数字输出信号的模拟数字转换器包括多个组，每组具有多个具有彼此并联连接的采样和保持电路，响应于控制信号的模拟开关，将输入的模拟信号施加到多个采样和保持电路的并联连接的接头以及分别连接到多个组的输出以转换输出信号的多个编码器的多个采样和保持电路转换为二进制信号。多个采样和保持电路中的每一个包括第二模拟开关和电容器的串联连接，并且模数转换器还包括连接到多个采样和保持电路的输出的比较器。有利地，可以消除在多个采样和保持电路中进行的采样的定时误差。

6. 发明授权

US07278577B2 Image input system 有权
标题翻译：图像输入系统
公开(公告)号：US07278577B2
公开(公告)日：2007-10-09
申请号：US10823642
申请日：2004-04-14
申请人： Kouichi Yahagi , Masumi Kasahara , Hiroki Nakajima
发明人： Kouichi Yahagi , Masumi Kasahara , Hiroki Nakajima
IPC分类号： G06F7/10 , H03K3/00 , G06K7/10 , G06K15/12 , G06K7/14 , H03G3/32 , H04N5/20
CPC分类号： H04N5/378 , H04N5/3572 , H04N5/3575 , H04N5/361 , H04N5/3655
摘要： An image input system includes a solid state image pickup device and a preprocessor for performing correlated double sampling amplification on an output of the image pickup device and outputting a video signal. The preprocessor has a correlated double sampling amplifier for outputting signal information corresponding to a difference voltage between the black level in a feedthrough period of the image pickup device and a signal level in a charge signal output period; and an offset cancelling circuit for cancelling an offset voltage corresponding to the difference voltage in a state where the image pickup device is optically interrupted to the input terminal of the correlated double sampling amplifier. The correlated double sampling amplifier cancels out the offset voltage and the offset cancelling voltage as signal components of polarities opposite to each other, so that circuits following the correlated double sampling amplifier are not influenced by the offset voltage.
摘要翻译：图像输入系统包括固态图像拾取装置和预处理器，用于对图像拾取装置的输出执行相关双重采样放大并输出视频信号。所述预处理器具有相关联的双采样放大器，用于输出对应于图像拾取装置的馈通周期中的黑电平与电荷信号输出周期中的信号电平之间的差电压的信号信息; 以及偏移消除电路，用于在图像拾取器件被光学地中断到相关双采样放大器的输入端的状态下消除对应于差分电压的偏移电压。相关双采样放大器消除偏移电压和偏移消除电压作为彼此相反极性的信号分量，使得相关双采样放大器之后的电路不受偏移电压的影响。

7. 发明申请

US20070007347A1 Image input system 审中-公开
标题翻译：图像输入系统
公开(公告)号：US20070007347A1
公开(公告)日：2007-01-11
申请号：US11434167
申请日：2006-05-16
申请人： Kouichi Yahagi , Masumi Kasahara , Hiroki Nakajima
发明人： Kouichi Yahagi , Masumi Kasahara , Hiroki Nakajima
IPC分类号： G06K7/10
CPC分类号： H04N5/378 , H04N5/3572 , H04N5/3575 , H04N5/361 , H04N5/3655
摘要： An image input system comprises a solid state image pickup device and a preprocessor (3) for performing correlated double sampling amplification on an output signal of the solid state image pickup device and outputting a video signal. The preprocessor comprises: a correlated double sampling amplifier (30) for outputting signal information corresponding to a difference voltage between the black level in a feedthrough period of the solid state image pickup device and a signal level in a charge signal output period; and offset cancelling means (38) for applying an offset cancelling voltage for cancelling an offset voltage corresponding to the difference voltage between the black level and the signal level in a state where the solid state image pickup device is optically interrupted to the input terminal of the correlated double sampling amplifier. The correlated double sampling amplifier cancels out the offset voltage and the offset cancelling voltage as signal components of polarities opposite to each other. Circuits at the post stage of the correlated double sampling amplifier are not influenced by the offset voltage. Even if capacitive noise characteristics of the solid state image pickup device are not preferable, a high-grade image can be inputted.
摘要翻译：图像输入系统包括固态图像拾取装置和用于对固态图像拾取装置的输出信号执行相关双重采样放大并输出视频信号的预处理器（3）。预处理器包括：相关双采样放大器（30），用于输出与固态图像拾取装置的馈通周期中的黑电平和充电信号输出周期中的信号电平之间的差电压相对应的信号信息; 以及偏移消除装置（38），用于在固态图像拾取装置被光学地中断到所述黑电平和信号电平的输入端的状态下，施加用于抵消与黑电平和信号电平之间的差电压相对应的偏移电压的偏移消除电压相关双采样放大器。相关的双采样放大器消除偏移电压和偏移消除电压作为彼此相反极性的信号分量。相关双采样放大器后级的电路不受偏移电压的影响。即使固态摄像装置的电容噪声特性不优选，也可以输入高等级的图像。

8. 发明申请

US20110175910A1 THREE-DIMENSIONAL IMAGING DEVICE AND METHOD, AS WELL AS PROGRAM 有权
标题翻译：三维成像设备和方法，作为程序
公开(公告)号：US20110175910A1
公开(公告)日：2011-07-21
申请号：US13120566
申请日：2009-09-09
申请人： Kouichi Yahagi
发明人： Kouichi Yahagi
IPC分类号： G06T15/00
CPC分类号： G03B35/08 , H04N13/225 , H04N13/239 , H04N13/296
摘要： Two or more images having a parallax therebetween are obtained by imaging a subject from different positions using imaging units. Three-dimensional processing for three-dimensional display is applied to the two or more images, and the two or more images are displayed on a display unit. While the imaging units carry out a zoom operation, three-dimensional display with a reduced parallax between the two or more images or two-dimensional display is performed.
摘要翻译：通过使用成像单元对来自不同位置的对象进行成像，获得具有视差的两个或更多个图像。将三维显示的三维处理应用于两张以上的图像，将两张以上的图像显示在显示部上。当成像单元执行变焦操作时，执行在两个或更多图像之间具有减小的视差的三维显示或二维显示。

9. 发明授权

US07286074B2 Semiconductor integrated circuit for communication including analog-to-digital conversion circuit 失效
标题翻译：用于通信的半导体集成电路包括模数转换电路
公开(公告)号：US07286074B2
公开(公告)日：2007-10-23
申请号：US11189701
申请日：2005-07-27
申请人： Junya Kudoh , Kouichi Yahagi , Tatsuji Matsuura
发明人： Junya Kudoh , Kouichi Yahagi , Tatsuji Matsuura
IPC分类号： H03M1/34
CPC分类号： H03M1/0845 , H03M1/365 , H03M1/44 , H03M1/804 , H03M3/368 , H03M3/454
摘要： A semiconductor integrated circuit having a built-in A/D conversion circuit which enables, where the A/D conversion circuit is to be built into a semiconductor chip, the required capacitance of the stabilization capacitor to be connected to the output terminals of reference voltage generators for generating reference voltages to be reduced is to be provided to contribute to preventing the number of external terminals and the chip size from increasing. A semiconductor integrated circuit having a built-in differential type A/D conversion circuit comprising a differential amplifier, a local A/D converter and local D/A converters, further provided with a first reference voltage generator for generating a first reference voltage and a second reference voltage generator for generating a second reference voltage both for use by the local A/D converter, wherein the first reference voltage generator and the second reference voltage generator are provided as common reference voltage generators with a reference voltage generator for generating a first reference voltage and a second reference voltage both for use by the local D/A converters, and a capacitance element for stabilizing the generated reference voltages is connected between the output terminal of the first reference voltage generator and that of the second reference voltage generator.
摘要翻译：一种具有内置A / D转换电路的半导体集成电路，其能够将A / D转换电路内置于半导体芯片中，将要连接到参考电压的输出端的稳定电容器的所需电容提供用于产生要减小的参考电压的发生器用于防止外部端子的数量和芯片尺寸的增加。一种具有内置差分型A / D转换电路的半导体集成电路，包括差分放大器，局部A / D转换器和本地D / A转换器，还具有用于产生第一参考电压的第一参考电压发生器和第二参考电压发生器，用于产生由本地A / D转换器使用的第二参考电压，其中第一参考电压发生器和第二参考电压发生器作为公共参考电压发生器提供，其具有用于产生第一参考的参考电压发生器电压和第二参考电压都被本地D / A转换器使用，并且用于稳定所产生的参考电压的电容元件连接在第一参考电压发生器的输出端和第二参考电压发生器的输出端之间。

10. 发明申请

US20060022861A1 Semiconductor integrated circuit for communication including analog-to-digital conversion circuit 失效
标题翻译：用于通信的半导体集成电路包括模数转换电路
公开(公告)号：US20060022861A1
公开(公告)日：2006-02-02
申请号：US11189701
申请日：2005-07-27
申请人： Junya Kudoh , Kouichi Yahagi , Tatsuji Matsuura
发明人： Junya Kudoh , Kouichi Yahagi , Tatsuji Matsuura
IPC分类号： H03M1/12
CPC分类号： H03M1/0845 , H03M1/365 , H03M1/44 , H03M1/804 , H03M3/368 , H03M3/454
摘要： A semiconductor integrated circuit having a built-in A/D conversion circuit which enables, where the A/D conversion circuit is to be built into a semiconductor chip, the required capacitance of the stabilization capacitor to be connected to the output terminals of reference voltage generators for generating reference voltages to be reduced is to be provided to contribute to preventing the number of external terminals and the chip size from increasing. A semiconductor integrated circuit having a built-in differential type A/D conversion circuit comprising a differential amplifier, a local A/D converter and local D/A converters, further provided with a first reference voltage generator for generating a first reference voltage and a second reference voltage generator for generating a second reference voltage both for use by the local A/D converter, wherein the first reference voltage generator and the second reference voltage generator are provided as common reference voltage generators with a reference voltage generator for generating a first reference voltage and a second reference voltage both for use by the local D/A converters, and a capacitance element for stabilizing the generated reference voltages is connected between the output terminal of the first reference voltage generator and that of the second reference voltage generator.
摘要翻译：一种具有内置A / D转换电路的半导体集成电路，其能够将A / D转换电路内置于半导体芯片中，将要连接到参考电压的输出端的稳定电容器的所需电容提供用于产生要减小的参考电压的发生器用于防止外部端子的数量和芯片尺寸的增加。一种具有内置差分型A / D转换电路的半导体集成电路，包括差分放大器，局部A / D转换器和本地D / A转换器，还具有用于产生第一参考电压的第一参考电压发生器和第二参考电压发生器，用于产生由本地A / D转换器使用的第二参考电压，其中第一参考电压发生器和第二参考电压发生器作为公共参考电压发生器提供，其具有用于产生第一参考的参考电压发生器电压和第二参考电压都被本地D / A转换器使用，并且用于稳定所产生的参考电压的电容元件连接在第一参考电压发生器的输出端和第二参考电压发生器的输出端之间。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式