会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Stabilized digital quadrature oscillator
    • 稳定数字正交振荡器
    • US08248170B2
    • 2012-08-21
    • US12952154
    • 2010-11-22
    • Dariush DabiriDongwoon BaiNils GraefWenwei Pan
    • Dariush DabiriDongwoon BaiNils GraefWenwei Pan
    • H03K3/03
    • G06F1/022
    • A stabilized quadrature oscillator providing consistently high signal quality is disclosed. The stabilized quadrature oscillator includes an iterative quadrature oscillator and a quadrature signal stabilizer. The iterative quadrature oscillator generates an iterative cosine signal and an iterative sine signal using a stabilized cosine signal and a stabilized sine signal from the quadrature signal stabilizer. The quadrature signal stabilizer generates the stabilized cosine signal and the stabilized sine signal based on an energy measure of the iterative cosine signal and the iterative sine signal. Specifically, if the energy measure is less than a low threshold then the quadrature signal stabilizer generates the stabilized sine signal and the stabilized cosine signal to have a greater magnitude than the iterative sine signal and the iterative cosine signal, respectively. Conversely, if the energy measure is greater than a high threshold then the quadrature signal stabilizer generates the stabilized sine signal and the stabilized cosine signal to have a lesser magnitude than the iterative sine signal and the iterative cosine signal, respectively.
    • 公开了一种提供一致的高信号质量的稳定的正交振荡器。 稳定的正交振荡器包括迭代正交振荡器和正交信号稳定器。 迭代正交振荡器使用稳定余弦信号和来自正交信号稳定器的稳定正弦信号产生迭代余弦信号和迭代正弦信号。 正交信号稳定器基于迭代余弦信号和迭代正弦信号的能量测量值产生稳定的余弦信号和稳定的正弦信号。 具体地说,如果能量测量小于低阈值,则正交信号稳定器分别产生稳定的正弦信号和稳定的余弦信号,以具有比迭代正弦信号和迭代余弦信号更大的幅度。 相反,如果能量测量值大于高阈值,则正交信号稳定器分别产生稳定正弦信号和稳定余弦信号,其幅度分别小于迭代正弦信号和迭代余弦信号。
    • 2. 发明申请
    • Stabilized Digital Quadrature Oscillator
    • 稳定数字正交振荡器
    • US20120126903A1
    • 2012-05-24
    • US12952154
    • 2010-11-22
    • Dariush DabiriDongwoon BaiNils GraefWenwei Pan
    • Dariush DabiriDongwoon BaiNils GraefWenwei Pan
    • H03B27/00
    • G06F1/022
    • A stabilized quadrature oscillator providing consistently high signal quality is disclosed. The stabilized quadrature oscillator includes an iterative quadrature oscillator and a quadrature signal stabilizer. The iterative quadrature oscillator generates an iterative cosine signal and an iterative sine signal using a stabilized cosine signal and a stabilized sine signal from the quadrature signal stabilizer. The quadrature signal stabilizer generates the stabilized cosine signal and the stabilized sine signal based on an energy measure of the iterative cosine signal and the iterative sine signal. Specifically, if the energy measure is less than a low threshold then the quadrature signal stabilizer generates the stabilized sine signal and the stabilized cosine signal to have a greater magnitude than the iterative sine signal and the iterative cosine signal, respectively. Conversely, if the energy measure is greater than a high threshold then the quadrature signal stabilizer generates the stabilized sine signal and the stabilized cosine signal to have a lesser magnitude than the iterative sine signal and the iterative cosine signal, respectively.
    • 公开了一种提供一致的高信号质量的稳定的正交振荡器。 稳定的正交振荡器包括迭代正交振荡器和正交信号稳定器。 迭代正交振荡器使用稳定余弦信号和来自正交信号稳定器的稳定正弦信号产生迭代余弦信号和迭代正弦信号。 正交信号稳定器基于迭代余弦信号和迭代正弦信号的能量测量值产生稳定的余弦信号和稳定的正弦信号。 具体地说,如果能量测量小于低阈值,则正交信号稳定器分别产生稳定的正弦信号和稳定的余弦信号,以具有比迭代正弦信号和迭代余弦信号更大的幅度。 相反,如果能量测量值大于高阈值,则正交信号稳定器分别产生稳定正弦信号和稳定余弦信号,其幅度分别小于迭代正弦信号和迭代余弦信号。
    • 3. 发明授权
    • Low-latency decoder
    • 低延迟解码器
    • US08578256B2
    • 2013-11-05
    • US12427786
    • 2009-04-22
    • Nils Graef
    • Nils Graef
    • G06F11/10
    • H03M13/116H03M13/1122H03M13/114H04L1/0051H04L1/0057
    • In one embodiment, a signal-processing receiver has an upstream processor and a low-density parity-check (LDPC) decoder for decoding LDPC-encoded codewords. The upstream processor generates a soft-output value for each bit of the received codewords. The LDPC decoder is implemented to process the soft-output values without having to wait until all of the soft-output values are generated for the current codeword. Further, the LDPC code used to encode the codewords is arranged to support such processing. By processing the soft-output values without having to wait until all of the soft-output values are generated for the current codeword, receivers of the present invention may have a lower latency and higher throughput than prior-art receivers that wait until all of the soft-output values are generated prior to performing LDPC decoding. In another embodiment, the LDPC decoder processes the soft-output values as soon as, and in the order that, they are generated.
    • 在一个实施例中,信号处理接收机具有用于解码LDPC编码码字的上行处理器和低密度奇偶校验(LDPC)解码器。 上游处理器为接收到的码字的每个比特生成软输出值。 实现LDPC解码器来处理软输出值,而不必等待直到为当前码字生成所有软输出值。 此外,用于编码码字的LDPC码被布置成支持这样的处理。 通过处理软输出值而不必等待所有软输出值为当前码字生成,本发明的接收机可以具有比现有技术的接收机更低的等待时间和更高的吞吐量, 在执行LDPC解码之前产生软输出值。 在另一个实施例中,LDPC解码器按照它们被生成的顺序处理软输出值。
    • 4. 发明授权
    • Reduced-power programming of multi-level cell (MLC) memory
    • 多级单元(MLC)存储器的低功耗编程
    • US08014196B2
    • 2011-09-06
    • US12200129
    • 2008-08-28
    • Nils Graef
    • Nils Graef
    • G11C16/06G11C16/10G11C16/12G11C16/26
    • G11C7/1006G11C11/5628G11C2211/5622
    • In one embodiment, a mobile electronic device has a host controller, an energy-saving encoder, an energy-saving decoder, and a multi-level cell (MLC) NAND flash memory. The host controller provides raw user data to the energy-saving encoder in k-bit segments. The energy-saving encoder encodes each k-bit segment into an n-bit segment of encoded user data for programming the MLC NAND flash memory as a p-symbol codeword, where (i) k is smaller than n (ii) p(=n/log2 m) MLCs are used to store the p-symbol codeword (iii) each MLC stores one symbol of the codeword. The energy-saving decoder is adapted to read p-symbol codewords from the MLC NAND flash memory and decode each p-symbol codeword into a k-bit segment of raw user data for provision to the host controller. The host controller is adapted to vary k and n to conserve usage of power or memory-space, as needed.
    • 在一个实施例中,移动电子设备具有主机控制器,节能编码器,节能解码器和多电平单元(MLC)NAND闪速存储器。 主机控制器以k位分段向节能编码器提供原始用户数据。 节能编码器将每个k比特段编码为编码用户数据的n比特段,用于将MLC NAND闪存编程为p符号码字,其中(i)k小于n(ii)p(= n / log2 m)MLC用于存储p符号码字(iii),每个MLC存储码字的一个符号。 节能解码器适于从MLC NAND闪速存储器读取p符号码字,并将每个p符号码字解码为原始用户数据的k比特段以提供给主机控制器。 主机控制器适于根据需要改变k和n以节省功率或存储空间的使用。
    • 8. 发明申请
    • SYSTEMS AND METHODS FOR PRIORITIZING ERROR CORRECTION DATA
    • 用于优化错误校正数据的系统和方法
    • US20080168330A1
    • 2008-07-10
    • US11620988
    • 2007-01-08
    • Nils GraefErich F. Haratsch
    • Nils GraefErich F. Haratsch
    • G06F11/16H03M13/41H03M13/45G11C29/00
    • G11B20/18H03M13/4146
    • Various systems and methods for generating and/or ordering error indications are disclosed herein. In some cases, the error indication is used as an erasure pointer in a memory access system. As one particular example, a system for ordering erasure pointers is disclosed that includes a group of N sort cells, where N is a whole number. Each of the sort cells is operable to maintain a respective error indication that includes an error value and an associated error pointer. Further, the group of N sort cells is operable to receive an incoming error indication including error value and associated error pointer, and to update the error indication of one or more of the group of N sort cells based in part on the incoming error value. The system also includes a selector circuit that is operable to allow selectable access to each of the respective error pointers maintained in the group of N sort cells.
    • 本文公开了用于产生和/或排序错误指示的各种系统和方法。 在某些情况下,错误指示用作存储器访问系统中的擦除指针。 作为一个具体示例,公开了一种用于排序擦除指针的系统,其包括一组N个分类单元,其中N是整数。 每个分类单元可操作以维持包括错误值和相关联的错误指针的相应错误指示。 此外,N个分组单元的组可操作以接收包括错误值和相关联的错误指针的输入错误指示,并且部分地基于输入错误值来更新该N个分类单元组中的一个或多个的错误指示。 该系统还包括选择器电路,其可操作以允许对维持在N个分类单元组中的每个相应错误指针的可选择访问。
    • 10. 发明申请
    • Systems and Methods for Generating Erasure Flags
    • 用于生成擦除标志的系统和方法
    • US20080077829A1
    • 2008-03-27
    • US11535540
    • 2006-09-27
    • Nils GraefErich F. Haratsch
    • Nils GraefErich F. Haratsch
    • G11C29/00
    • G11C7/1006G11C7/1051G11C7/1063G11C2029/0411
    • Various systems and methods for generating error indications are disclosed herein. In some cases, the error indication is used as an erasure pointer in a memory access system. As one particular example, a system for generating an erasure pointer is disclosed that includes accumulating a number of error values into an overall error value, and comparing the overall error value to an error threshold. When the overall error value exceeds the error threshold, an erasure pointer is generated. In one particular case, the error values are derived from a look up table using thermometer codes generated by an analog to digital converter. In other cases, the error values are derived from comparing a soft output with a reliability threshold.
    • 本文公开了用于产生误差指示的各种系统和方法。 在某些情况下,错误指示用作存储器访问系统中的擦除指针。 作为一个具体示例,公开了一种用于生成擦除指针的系统,其包括将多个错误值累积到总体错误值中,并将整体误差值与错误阈值进行比较。 当总体错误值超过错误阈值时,产生擦除指针。 在一个特定情况下,使用由模数转换器产生的温度计代码从查找表中导出误差值。 在其他情况下,误差值是通过将软输出与可靠性阈值进行比较得出的。