专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20100320997A1 METHOD AND CIRCUIT FOR MEASURING QUIESCENT CURRENT 有权
标题翻译：用于测量电流的方法和电路
公开(公告)号：US20100320997A1
公开(公告)日：2010-12-23
申请号：US12487798
申请日：2009-06-19
申请人： Dale J. McQuirk , Michael T. Berens , James R. Feddeler
发明人： Dale J. McQuirk , Michael T. Berens , James R. Feddeler
IPC分类号： G01R19/00
CPC分类号： G01R31/3008
摘要： A measurement circuit and method for measuring a quiescent current of a circuit under test are provided. The measurement circuit comprises: a comparator having a first input terminal for receiving a reference voltage, a second input terminal coupled to the circuit under test, and an output terminal; a current source having a first terminal coupled to a first power supply voltage terminal, and a second terminal for providing a current to the circuit under test; a first switch having a first terminal coupled to the second terminal of the current source, a second terminal coupled to the circuit under test, and a control terminal coupled to the output terminal of the comparator; and a first counter having a first input terminal coupled to the output terminal of the comparator, a second input terminal for receiving a clock signal, and an output terminal for providing a first counter value associated with the quiescent current.
摘要翻译：提供了一种用于测量被测电路的静态电流的测量电路和方法。测量电路包括：比较器，具有用于接收参考电压的第一输入端子，耦合到被测电路的第二输入端子和输出端子; 具有耦合到第一电源电压端子的第一端子的电流源和用于向被测电路提供电流的第二端子; 第一开关，其具有耦合到电流源的第二端子的第一端子，耦合到被测电路的第二端子和耦合到比较器的输出端子的控制端子; 以及第一计数器，具有耦合到比较器的输出端的第一输入端，用于接收时钟信号的第二输入端，以及用于提供与静态电流相关联的第一计数值的输出端。

2. 发明授权

US08278960B2 Method and circuit for measuring quiescent current 有权
标题翻译：测量静态电流的方法和电路
公开(公告)号：US08278960B2
公开(公告)日：2012-10-02
申请号：US12487798
申请日：2009-06-19
申请人： Dale J. McQuirk , Michael T. Berens , James R. Feddeler
发明人： Dale J. McQuirk , Michael T. Berens , James R. Feddeler
IPC分类号： G01R31/26
CPC分类号： G01R31/3008
摘要： A measurement circuit and method for measuring a quiescent current of a circuit under test are provided. The measurement circuit comprises: a comparator having a first input terminal for receiving a reference voltage, a second input terminal coupled to the circuit under test, and an output terminal; a current source having a first terminal coupled to a first power supply voltage terminal, and a second terminal for providing a current to the circuit under test; a first switch having a first terminal coupled to the second terminal of the current source, a second terminal coupled to the circuit under test, and a control terminal coupled to the output terminal of the comparator; and a first counter having a first input terminal coupled to the output terminal of the comparator, a second input terminal for receiving a clock signal, and an output terminal for providing a first counter value associated with the quiescent current.
摘要翻译：提供了一种用于测量被测电路的静态电流的测量电路和方法。测量电路包括：比较器，具有用于接收参考电压的第一输入端子，耦合到被测电路的第二输入端子和输出端子; 具有耦合到第一电源电压端子的第一端子的电流源和用于向被测电路提供电流的第二端子; 第一开关，其具有耦合到电流源的第二端子的第一端子，耦合到被测电路的第二端子和耦合到比较器的输出端子的控制端子; 以及第一计数器，其具有耦合到所述比较器的输出端的第一输入端，用于接收时钟信号的第二输入端，以及用于提供与所述静态电流相关联的第一计数值的输出端。

3. 发明授权

US09197231B1 Systems and methods for data conversion 有权
标题翻译：用于数据转换的系统和方法
公开(公告)号：US09197231B1
公开(公告)日：2015-11-24
申请号：US14266193
申请日：2014-04-30
申请人： James R. Feddeler , Michael T. Berens
发明人： James R. Feddeler , Michael T. Berens
IPC分类号： H03M1/12 , H03M1/06 , H03M1/38 , H03M1/40 , H03M1/46
CPC分类号： H03M1/468 , H03M1/0639 , H03M1/0675 , H03M1/069 , H03M1/12 , H03M1/38 , H03M1/40 , H03M1/403 , H03M1/46
摘要： Systems and methods for electronically converting an analog signal to a digital signal are disclosed. The systems and methods may include, for a first bit value, setting a first conversion value to include a first offset; using the output of a first comparison, setting a second conversion value; and if the first bit value has a predetermined relationship to the first offset bit value, removing the first offset from the second conversion value, and, using the output of a second comparison, setting a third conversion value.
摘要翻译：公开了将模拟信号电转换为数字信号的系统和方法。对于第一位值，系统和方法可以包括设置第一转换值以包括第一偏移量; 使用第一比较的输出，设置第二转换值; 并且如果所述第一比特值与所述第一偏移比特值具有预定关系，则从所述第二转换值中移除所述第一偏移量，并且使用所述第二比较的输出来设置第三转换值。

4. 发明授权

US08477052B2 Method and apparatus for self-test of successive approximation register (SAR) A/D converter 有权
公开(公告)号：US08477052B2
公开(公告)日：2013-07-02
申请号：US13079818
申请日：2011-04-05
申请人： Sanjoy K. Dey , Michael T. Berens , James R. Feddeler , Vikram Varma
发明人： Sanjoy K. Dey , Michael T. Berens , James R. Feddeler , Vikram Varma
IPC分类号： H03M1/10
CPC分类号： H03M1/1071 , H03M1/109 , H03M1/468
摘要： A single-ended SAR ADC includes an additional capacitor, a self-test engine, and independent control of sample and hold conditions, which allows for quick and accurate testing of the ADC.

5. 发明申请

US20120256774A1 METHOD AND APPARATUS FOR SELF-TEST OF SUCCESSIVE APPROXIMATION REGISTER (SAR) A/D CONVERTER 有权
标题翻译：自适应寄存器（SAR）A / D转换器自检的方法和装置
公开(公告)号：US20120256774A1
公开(公告)日：2012-10-11
申请号：US13079818
申请日：2011-04-05
申请人： Sanjoy K. Dey , Michael T. Berens , James R. Feddeler , Vikram Varma
发明人： Sanjoy K. Dey , Michael T. Berens , James R. Feddeler , Vikram Varma
IPC分类号： H03M1/10
CPC分类号： H03M1/1071 , H03M1/109 , H03M1/468
摘要： A single-ended SAR ADC includes an additional capacitor, a self-test engine, and independent control of sample and hold conditions, which allows for quick and accurate testing of the ADC.
摘要翻译：单端SAR ADC包括一个额外的电容器，一个自检引擎，以及对采样和保持条件的独立控制，可以对ADC进行快速准确的测试。

6. 发明申请

US20100079325A1 DATA CONVERSION CIRCUITRY AND METHOD THEREFOR 有权
公开(公告)号：US20100079325A1
公开(公告)日：2010-04-01
申请号：US12242077
申请日：2008-09-30
申请人： Michael T. Berens , James R. Feddeler
发明人： Michael T. Berens , James R. Feddeler
IPC分类号： G01B11/00
CPC分类号： H03M1/007 , H03M1/1038 , H03M1/46 , H03M1/468 , H03M1/804 , H03M1/808
摘要： A data converter for converting analog signals to digital signals, or for converting digital signals to analog signals is provided. In one embodiment, a production self-test is provided. In one embodiment, a high-speed lower-resolution method or mode for a data converter is provided. In one embodiment, a differential data converter with a more stable comparator common mode voltage is provided. In one embodiment, the input range of a digitally calibrated data converter is provided and maintained so that there is no loss in input range due to the calibration. In one embodiment, digital post-processing of an uncalibrated result using a previously stored calibration value is provided.

7. 发明申请

US20130249723A1 METHOD AND APPARATUS FOR SELF-TEST OF SUCCESSIVE APPROXIMATION REGISTER (SAR) A/D CONVERTER 有权
标题翻译：自适应寄存器（SAR）A / D转换器自检的方法和装置
公开(公告)号：US20130249723A1
公开(公告)日：2013-09-26
申请号：US13901590
申请日：2013-05-24
申请人： Sanjoy K. Dey , Michael T. Berens , James R. Feddeler , Vikram Varma
发明人： Sanjoy K. Dey , Michael T. Berens , James R. Feddeler , Vikram Varma
IPC分类号： H03M1/10
CPC分类号： H03M1/1071 , H03M1/109 , H03M1/468
摘要： A single-ended SAR ADC includes an additional capacitor, a self-test engine, and independent control of sample and hold conditions, which allows for quick and accurate testing of the ADC.
摘要翻译：单端SAR ADC包括一个额外的电容器，一个自检引擎，以及对采样和保持条件的独立控制，可以对ADC进行快速准确的测试。

8. 发明申请

US20100079319A1 DATA CONVERSION CIRCUITRY AND METHOD THEREFOR 有权
公开(公告)号：US20100079319A1
公开(公告)日：2010-04-01
申请号：US12242124
申请日：2008-09-30
申请人： Michael T. Berens , James R. Feddeler
发明人： Michael T. Berens , James R. Feddeler
IPC分类号： H03M1/10
CPC分类号： H03M1/1038 , H03M1/468 , H03M1/68 , H03M1/804
摘要： A data converter for converting analog signals to digital signals, or for converting digital signals to analog signals is provided. In one embodiment, a production self-test is provided. In one embodiment, a high-speed lower-resolution method or mode for a data converter is provided. In one embodiment, a differential data converter with a more stable comparator common mode voltage is provided. In one embodiment, the input range of a digitally calibrated data converter is provided and maintained so that there is no loss in input range due to the calibration. In one embodiment, digital post-processing of an uncalibrated result using a previously stored calibration value is provided.

9. 发明授权

US07876254B2 Data conversion circuitry having successive approximation circuitry and method therefor 有权
标题翻译：数据转换电路具有逐次逼近电路及其方法
公开(公告)号：US07876254B2
公开(公告)日：2011-01-25
申请号：US12242093
申请日：2008-09-30
申请人： Michael T. Berens , James R. Feddeler
发明人： Michael T. Berens , James R. Feddeler
IPC分类号： H03M1/34
CPC分类号： H03M1/0682 , H03M1/1071 , H03M1/468 , H03M1/68 , H03M1/804
摘要： A data converter for converting analog signals to digital signals, or for converting digital signals to analog signals is provided. In one embodiment, a production self-test is provided. In one embodiment, a high-speed lower-resolution method or mode for a data converter is provided. In one embodiment, a differential data converter with a more stable comparator common mode voltage is provided. In one embodiment, the input range of a digitally calibrated data converter is provided and maintained so that there is no loss in input range due to the calibration. In one embodiment, digital post-processing of an uncalibrated result using a previously stored calibration value is provided.
摘要翻译：提供了一种用于将模拟信号转换为数字信号或将数字信号转换为模拟信号的数据转换器。在一个实施例中，提供了生产自检。在一个实施例中，提供了用于数据转换器的高速较低分辨率方法或模式。在一个实施例中，提供了具有更稳定的比较器共模电压的差分数据转换器。在一个实施例中，提供和维护数字校准的数据转换器的输入范围，使得由于校准而不存在输入范围的损失。在一个实施例中，提供了使用先前存储的校准值的未校准结果的数字后处理。

10. 发明授权

US07868795B2 Data conversion circuitry with an extra successive approximation step and method therefor 有权
标题翻译：数据转换电路，具有额外的逐次逼近步骤及其方法
公开(公告)号：US07868795B2
公开(公告)日：2011-01-11
申请号：US12242112
申请日：2008-09-30
申请人： Michael T. Berens , James R. Feddeler
发明人： Michael T. Berens , James R. Feddeler
IPC分类号： H03M1/34
CPC分类号： H03M1/002 , H03M1/1038 , H03M1/468 , H03M1/68 , H03M1/804
摘要： A data converter for converting analog signals to digital signals, or for converting digital signals to analog signals is provided. In one embodiment, a production self-test is provided. In one embodiment, a high-speed lower-resolution method or mode for a data converter is provided. In one embodiment, a differential data converter with a more stable comparator common mode voltage is provided. In one embodiment, the input range of a digitally calibrated data converter is provided and maintained so that there is no loss in input range due to the calibration. In one embodiment, digital post-processing of an uncalibrated result using a previously stored calibration value is provided.
摘要翻译：提供了一种用于将模拟信号转换为数字信号或将数字信号转换为模拟信号的数据转换器。在一个实施例中，提供了生产自检。在一个实施例中，提供了用于数据转换器的高速较低分辨率方法或模式。在一个实施例中，提供了具有更稳定的比较器共模电压的差分数据转换器。在一个实施例中，提供和维护数字校准的数据转换器的输入范围，使得由于校准而不存在输入范围的损失。在一个实施例中，提供了使用先前存储的校准值的未校准结果的数字后处理。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式