专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2004102792A1 SYSTEMS AND METHODS FOR PROVIDING MULTI CHANNEL PULSE WIDTH MODULATED AUDIO WITH STAGGERED OUTPUTS 审中-公开
标题翻译：用于提供多通道脉冲宽度调制音频的系统和方法，具有同步输出
公开(公告)号：WO2004102792A1
公开(公告)日：2004-11-25
申请号：PCT/US2004/014922
申请日：2004-05-12
申请人： D2AUDIO CORPORATION , ANDERSEN, Jack, B. , TAYLOR, Wilson, E.
发明人： ANDERSEN, Jack, B. , TAYLOR, Wilson, E.
IPC分类号： H03F3/68
CPC分类号： H03F3/68 , H03F3/2175 , H03F2200/331
摘要： Systems and methods for reducing the noise level in a multi-channel digital audio system by staggering the timing of the pulse-width modulation in the different channels and thereby reducing the magnitude and increasing the frequency characteristics of the generating switching noise. One embodiment comprises a multi-channel digital PWM amplifier in which the timing signals used by each channel’s modulator are staggered to evenly space the switching edges of the generated PWM signals. An additional, complementary delay is implemented in each of the channels to equalize the total delay for each channel so that the outputs of the channels are synchronized. The different channels may be implemented on different chips, in which case the chips may be synchronized prior to staggering the signals processed in each of the channels.
摘要翻译：通过交错在不同通道中的脉冲宽度调制的定时，从而降低产生开关噪声的幅度和增加频率特性，来降低多通道数字音频系统中的噪声电平的系统和方法。一个实施例包括多通道数字PWM放大器，其中由每个通道的调制器使用的定时信号交错以均匀地间隔所产生的PWM信号的开关边缘。在每个通道中实施额外的互补延迟以均衡每个通道的总延迟，使得通道的输出同步。不同的信道可以在不同的芯片上实现，在这种情况下，芯片可以在交错在每个信道中处理的信号之前被同步。

2. 发明申请

WO2007087586A3 SYSTEMS AND METHODS FOR OVER-CURRENT PROTECTION 审中-公开
公开(公告)号：WO2007087586A3
公开(公告)日：2007-08-02
申请号：PCT/US2007/061015
申请日：2007-01-25
申请人： D2AUDIO CORPORATION , CHIENG, Daniel, L.W. , KOST, Michael, A. , ANDERSEN, Jack, B. , HAND, Larry, E. , TAYLOR, Wilson, E.
发明人： CHIENG, Daniel, L.W. , KOST, Michael, A. , ANDERSEN, Jack, B. , HAND, Larry, E. , TAYLOR, Wilson, E.
IPC分类号： H03F3/38
摘要： Systems and methods for over-current protection in all-digital amplifiers using low-cost current sensing mechanisms. An over-current hard clipping unit receives a digital audio signal, clips the signal according to a clip level, and provides the signal to a modulator. The modulator modulates the signal to produce, e.g., a PWM signal and provides the modulated signal to an output stage which generates an output current to drive a speaker. An over-current sensing unit is compares the output current to a threshold value and generates a binary signal indicating whether the output current exceeds the threshold value. The hard clipping unit receives the binary signal and ramps down the clip level during time periods in which the binary signal indicates that the output current exceeds the threshold. When the binary signal indicates that the output current does not exceed the threshold value, the hard clipping unit ramps up the clip level.

3. 发明申请

WO2007079396A2 DIGITAL PWM AMPLIFIER WITH SIMULATION-BASED FEEDBACK 审中-公开
标题翻译：数字PWM放大器与模拟反馈
公开(公告)号：WO2007079396A2
公开(公告)日：2007-07-12
申请号：PCT/US2006/062687
申请日：2006-12-28
申请人： D2AUDIO CORPORATION , ANDERSEN, Jack, B. , CRAVEN, Peter , KOST, Michael, A. , CHIENG, Daniel, L. W. , HAND, Larry, E. , TAYLOR, Wilson, E.
发明人： ANDERSEN, Jack, B. , CRAVEN, Peter , KOST, Michael, A. , CHIENG, Daniel, L. W. , HAND, Larry, E. , TAYLOR, Wilson, E.
IPC分类号： H03G3/20
CPC分类号： H03F3/217 , H03F1/32 , H03F2200/331
摘要： Systems and methods for performance improvements in digital switching amplifiers using simulation-based feedback. In one embodiment, a digital pulse width modulation (PWM) amplifier includes a signal processing plant configured to receive and process an input audio signal. The amplifier also includes a simulator configured to model processing of audio signals by the plant. The outputs of the plant and the simulator are provided to a subtractor, the output of which is then added to the input audio signal as feedback. The plant may consist of a modulator and power switch, a noise shaper, or any other type of plant. An analog-to-digital converter (AOC) may be provided to convert the output audio signal to a digital signal for input to the subtracter. Filtering may be implemented before or after the ADC, and a decimator may be placed after the ADC if it is an oversampling ADC.
摘要翻译：使用基于仿真的反馈数字开关放大器性能改进的系统和方法。在一个实施例中，数字脉宽调制（PWM）放大器包括被配置为接收和处理输入音频信号的信号处理设备。该放大器还包括一个模拟器，被配置为模拟工厂对音频信号的处理。工厂和模拟器的输出被提供给减法器，然后将其输出作为反馈加到输入音频信号上。该设备可以由调制器和电源开关，噪声整形器或任何其它类型的设备组成。可以提供模数转换器（AOC）以将输出音频信号转换为数字信号以输入到减法器。可以在ADC之前或之后实现滤波，如果ADC是过采样ADC，则可以在ADC之后放置抽取器。

4. 发明申请

WO2004086616A3 CLIP DETECTION IN PWM AMPLIFIER 审中-公开
公开(公告)号：WO2004086616A3
公开(公告)日：2004-10-07
申请号：PCT/US2004/008534
申请日：2004-03-19
申请人： D2AUDIO CORPORATION , ANDERSEN, Jack, B. , HAND, Larry, E. , TAYLOR, Wilson, E.
发明人： ANDERSEN, Jack, B. , HAND, Larry, E. , TAYLOR, Wilson, E.
IPC分类号： H03M3/00
摘要： Systems and methods for detecting clipping conditions in an audio signal and processing the signal to reduce the clipping conditions. In one embodiment, a system comprises a noise shaper, a modulator, an output stage and other components. A detector detects clipping in the noise shaper and a signal processor processes the audio signal input to the noise shaper based on feedback received from the detector. The signal processor may function to modify the input audio signal in different ways in response to different conditions that are detected by the detector. A filter may be included to filter tie output of the detector before being provided to the signal processor. A flag circuit may be coupled between the filter and the signal processor to assert an output signal until the signal processor resets the flag circuit.

5. 发明公开

EP1623501A1 SYSTEMS AND METHODS FOR PROVIDING MULTI CHANNEL PULSE WIDTH MODULATED AUDIO WITH STAGGERED OUTPUTS 有权
标题翻译：用于提供多通道音频系统和方法OFFSET PULSBREITEMODULIERTEM产出
公开(公告)号：EP1623501A1
公开(公告)日：2006-02-08
申请号：EP04752051.5
申请日：2004-05-12
申请人： D2Audio Corporation
发明人： ANDERSEN, Jack, B. , TAYLOR, Wilson, E.
IPC分类号： H03F3/68 , H03F3/217
CPC分类号： H03F3/68 , H03F3/2175 , H03F2200/331
摘要： Systems and methods for reducing the noise level in a multi-channel digital audio system by staggering the timing of the pulse-width modulation in the different channels and thereby reducing the magnitude and increasing the frequency characteristics of the generating switching noise. One embodiment comprises a multi-channel digital PWM amplifier in which the timing signals used by each channel’s modulator are staggered to evenly space the switching edges of the generated PWM signals. An additional, complementary delay is implemented in each of the channels to equalize the total delay for each channel so that the outputs of the channels are synchronized. The different channels may be implemented on different chips, in which case the chips may be synchronized prior to staggering the signals processed in each of the channels.

6. 发明公开

EP1977506A2 SYSTEMS AND METHODS FOR OVER-CURRENT PROTECTION 审中-公开
标题翻译：系统和过电流保护方法
公开(公告)号：EP1977506A2
公开(公告)日：2008-10-08
申请号：EP07717391.2
申请日：2007-01-25
申请人： D2Audio Corporation
发明人： CHIENG, Daniel, L.W. , KOST, Michael, A. , ANDERSEN, Jack, B. , HAND, Larry, E. , TAYLOR, Wilson, E.
IPC分类号： H03F1/52
CPC分类号： H03F1/52 , H03F3/2173
摘要： Systems and methods for over-current protection in all-digital amplifiers using low-cost current sensing mechanisms. An over-current hard clipping unit receives a digital audio signal, clips the signal according to a clip level, and provides the signal to a modulator. The modulator modulates the signal to produce, e.g., a PWM signal and provides the modulated signal to an output stage which generates an output current to drive a speaker. An over-current sensing unit is compares the output current to a threshold value and generates a binary signal indicating whether the output current exceeds the threshold value. The hard clipping unit receives the binary signal and ramps down the clip level during time periods in which the binary signal indicates that the output current exceeds the threshold. When the binary signal indicates that the output current does not exceed the threshold value, the hard clipping unit ramps up the clip level.

7. 发明公开

EP1606884A2 CLIP DETECTION IN PWM AMPLIFIER 审中-公开
标题翻译： CLIP检测在PWM放大器
公开(公告)号：EP1606884A2
公开(公告)日：2005-12-21
申请号：EP04757922.2
申请日：2004-03-19
申请人： D2Audio Corporation
发明人： ANDERSEN, Jack, B. , HAND, Larry, E. , TAYLOR, Wilson, E.
IPC分类号： H03M3/00 , H03G11/00
CPC分类号： H04L7/02 , H03F1/523 , H03F3/2171 , H03F3/2175 , H03G3/002 , H03G7/007 , H04L7/005
摘要： Systems and methods for detecting clipping conditions in an audio signal and processing the signal to reduce the clipping conditions. In one embodiment, a system comprises a noise shaper, a modulator, an output stage and other components. A detector detects clipping in the noise shaper and a signal processor processes the audio signal input to the noise shaper based on feedback received from the detector. The signal processor may function to modify the input audio signal in different ways in response to different conditions that are detected by the detector. A filter may be included to filter tie output of the detector before being provided to the signal processor. A flag circuit may be coupled between the filter and the signal processor to assert an output signal until the signal processor resets the flag circuit.

8. 发明授权

EP1972055B1 DIGITAL PWM AMPLIFIER WITH SIMULATION-BASED FEEDBACK 有权
标题翻译： DIGITAL PWM放大器，具有仿真基于反馈
公开(公告)号：EP1972055B1
公开(公告)日：2012-03-07
申请号：EP06846841.2
申请日：2006-12-28
申请人： D2Audio Corporation
发明人： ANDERSEN, Jack, B. , CRAVEN, Peter , KOST, Michael, A. , CHIENG, Daniel, L. W. , HAND, Larry, E. , TAYLOR, Wilson, E.
IPC分类号： H03F3/217 , H03F1/32
CPC分类号： H03F3/217 , H03F1/32 , H03F2200/331
摘要： Systems and methods for performance improvements in digital switching amplifiers using simulation-based feedback. In one embodiment, a digital pulse width modulation (PWM) amplifier includes a signal processing plant configured to receive and process an input audio signal. The amplifier also includes a simulator configured to model processing of audio signals by the plant. The outputs of the plant and the simulator are provided to a subtractor, the output of which is then added to the input audio signal as feedback. The plant may consist of a modulator and power switch, a noise shaper, or any other type of plant. An analog-to-digital converter (AOC) may be provided to convert the output audio signal to a digital signal for input to the subtracter. Filtering may be implemented before or after the ADC, and a decimator may be placed after the ADC if it is an oversampling ADC.

9. 发明公开

EP1972055A2 DIGITAL PWM AMPLIFIER WITH SIMULATION-BASED FEEDBACK 有权
标题翻译： DIGITAL PWM放大器，具有仿真基于反馈
公开(公告)号：EP1972055A2
公开(公告)日：2008-09-24
申请号：EP06846841.2
申请日：2006-12-28
申请人： D2Audio Corporation
发明人： ANDERSEN, Jack, B. , CRAVEN, Peter , KOST, Michael, A. , CHIENG, Daniel, L. W. , HAND, Larry, E. , TAYLOR, Wilson, E.
IPC分类号： H03G3/20
CPC分类号： H03F3/217 , H03F1/32 , H03F2200/331
摘要： Systems and methods for performance improvements in digital switching amplifiers using simulation-based feedback. In one embodiment, a digital pulse width modulation (PWM) amplifier includes a signal processing plant configured to receive and process an input audio signal. The amplifier also includes a simulator configured to model processing of audio signals by the plant. The outputs of the plant and the simulator are provided to a subtractor, the output of which is then added to the input audio signal as feedback. The plant may consist of a modulator and power switch, a noise shaper, or any other type of plant. An analog-to-digital converter (AOC) may be provided to convert the output audio signal to a digital signal for input to the subtracter. Filtering may be implemented before or after the ADC, and a decimator may be placed after the ADC if it is an oversampling ADC.

10. 发明授权

EP1623501B1 SYSTEMS AND METHODS FOR PROVIDING MULTI CHANNEL PULSE WIDTH MODULATED AUDIO WITH STAGGERED OUTPUTS 有权
标题翻译：用于提供多通道音频系统和方法OFFSET PULSBREITEMODULIERTEM产出
公开(公告)号：EP1623501B1
公开(公告)日：2007-03-07
申请号：EP04752051.5
申请日：2004-05-12
申请人： D2Audio Corporation
发明人： ANDERSEN, Jack, B. , TAYLOR, Wilson, E.
IPC分类号： H03F3/68 , H03F3/217
CPC分类号： H03F3/68 , H03F3/2175 , H03F2200/331
摘要： Systems and methods for reducing the noise level in a multi-channel digital audio system by staggering the timing of the pulse-width modulation in the different channels and thereby reducing the magnitude and increasing the frequency characteristics of the generating switching noise. One embodiment comprises a multi-channel digital PWM amplifier in which the timing signals used by each channel’s modulator are staggered to evenly space the switching edges of the generated PWM signals. An additional, complementary delay is implemented in each of the channels to equalize the total delay for each channel so that the outputs of the channels are synchronized. The different channels may be implemented on different chips, in which case the chips may be synchronized prior to staggering the signals processed in each of the channels.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式