会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Generating and amplifying differential signals
    • 生成和放大差分信号
    • US08223571B2
    • 2012-07-17
    • US12839575
    • 2010-07-20
    • Chung-Ji LuHung-Jen LiaoCheng Hung LeeDerek C. TaoAnnie-Li-Keow LumHong-Chen Cheng
    • Chung-Ji LuHung-Jen LiaoCheng Hung LeeDerek C. TaoAnnie-Li-Keow LumHong-Chen Cheng
    • G11C7/02
    • G11C7/067G11C7/065
    • A circuit includes a first left transistor having a first left drain, a first left gate, and a first left source; a second left transistor having a second left drain, a second left gate, and a second left source; a third left transistor having a third left drain, a third left gate, and a third left source; a first right transistor having a first right drain, a first right gate, and a first right source; a second right transistor having a second right drain, a second right gate, and a second right source; a third right transistor having a third right drain, a third right gate, and a third right source; a left node electrically coupling the first left drain, the second left drain, the second left gate, the third right gate, and the third left drain; and a right node electrically coupling the first right drain, the second right drain, the second right gate, the third left gate, and the third right drain.
    • 电路包括具有第一左漏极,第一左栅极和第一左源的第一左晶体管; 第二左晶体管,具有第二左漏极,第二左栅极和第二左源极; 第三左晶体管,具有第三左漏极,第三左栅极和第三左源; 第一右晶体管,具有第一右漏极,第一右栅极和第一右源; 第二右晶体管,具有第二右漏极,第二右栅极和第二右源; 第三右晶体管,具有第三右漏极,第三右栅极和第三右源; 左节点,电耦合第一左排水口,第二左排水管,第二左闸门,第三右闸门和第三左排水管; 以及电连接第一右排水管,第二右排水管,第二右浇口,第三左浇口和第三右排水沟的右节点。
    • 3. 发明申请
    • GENERATING AND AMPLIFYING DIFFERENTIAL SIGNALS
    • 生成和放大差分信号
    • US20120020176A1
    • 2012-01-26
    • US12839575
    • 2010-07-20
    • Chung-Ji LuHung-Jen LiaoCheng Hung LeeDerek C. TaoAnnie-Li-Keow LumHong-Chen Cheng
    • Chung-Ji LuHung-Jen LiaoCheng Hung LeeDerek C. TaoAnnie-Li-Keow LumHong-Chen Cheng
    • G11C7/06H03F3/45
    • G11C7/067G11C7/065
    • Some embodiments regard a circuit comprising: a first left transistor having a first left drain, a first left gate, and a first left source; a second left transistor having a second left drain, a second left gate, and a second left source; a third left transistor having a third left drain, a third left gate, and a third left source; a first right transistor having a first right drain, a first right gate, and a first right source; a second right transistor having a second right drain, a second right gate, and a second right source; a third right transistor having a third right drain, a third right gate, and a third right source; a left node electrically coupling the first left drain, the second left drain, the second left gate, the third right gate, and the third left drain; and a right node electrically coupling the first right drain, the second right drain, the second right gate, the third left gate, and the third right drain.
    • 一些实施例涉及一种电路,包括:具有第一左漏极,第一左栅极和第一左源的第一左晶体管; 第二左晶体管,具有第二左漏极,第二左栅极和第二左源极; 第三左晶体管,具有第三左漏极,第三左栅极和第三左源; 第一右晶体管,具有第一右漏极,第一右栅极和第一右源; 第二右晶体管,具有第二右漏极,第二右栅极和第二右源; 第三右晶体管,具有第三右漏极,第三右栅极和第三右源; 左节点,电耦合第一左排水口,第二左排水管,第二左闸门,第三右闸门和第三左排水管; 以及电连接第一右排水管,第二右排水管,第二右浇口,第三左浇口和第三右排水沟的右节点。
    • 8. 发明授权
    • Clock generators, memory circuits, systems, and methods for providing an internal clock signal
    • 时钟发生器,存储器电路,系统和用于提供内部时钟信号的方法
    • US08194495B2
    • 2012-06-05
    • US12723077
    • 2010-03-12
    • Derek C. TaoChung-Ji LuAnnie-Li-Keow Lum
    • Derek C. TaoChung-Ji LuAnnie-Li-Keow Lum
    • G11C8/00
    • G06F1/10G11C7/22G11C7/222G11C11/413
    • A clock generator includes a first input end and a second input end. The first input end is capable of receiving a first clock signal including a first state transition and a second state transition defining a first pulse width. The second input end is capable of receiving a second clock signal having a third state transition. A time period ranges from the first state transition to the third state transition. The clock generator can compare the first pulse width and the time period. The clock generator can output a third clock signal having a second pulse width ranging from a fourth state transition to a fifth state transition. The fifth state transition of the third clock signal is capable of being triggered by the second state transition of the first clock signal or the third state transition of the second clock signal depending on the comparison of the first pulse width and the time period.
    • 时钟发生器包括第一输入端和第二输入端。 第一输入端能够接收包括定义第一脉冲宽度的第一状态转变和第二状态转换的第一时钟信号。 第二输入端能够接收具有第三状态转换的第二时钟信号。 时间段从第一状态转换到第三状态转换。 时钟发生器可以比较第一个脉冲宽度和时间周期。 时钟发生器可以输出具有从第四状态转变到第五状态转变的第二脉冲宽度的第三时钟信号。 根据第一脉冲宽度与时间段的比较,第三时钟信号的第五状态转换能够被第一时钟信号的第二状态转换或第二时钟信号的第三状态转换触发。