会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • COLOR FILTER SUBSTRATE
    • 彩色滤光片
    • US20130155537A1
    • 2013-06-20
    • US13371484
    • 2012-02-13
    • Chih-Chung LiuMeng-Chieh TaiMing-Tsung WangDe-Jiun Li
    • Chih-Chung LiuMeng-Chieh TaiMing-Tsung WangDe-Jiun Li
    • G02B5/22
    • G02F1/133514G02B5/201G02F2001/133388G02F2201/52
    • A color filter substrate includes a transparent substrate, a patterned light-shielding layer, a plurality of color filter units, and a plurality of dummy color filter units. The transparent substrate has a display region and a peripheral region surrounding the display region. The patterned light-shielding layer is disposed on the transparent substrate, and the patterned light-shielding layer includes a first light-shielding pattern disposed on the display region and a second light-shielding pattern disposed on the peripheral region. The first light-shielding pattern defines a plurality of sub-pixel regions. The color filter units are disposed on the display region. The dummy color filter units are disposed on the peripheral region. Spacing between two adjacent dummy color filter units or spacing between the color filter unit and the adjacent dummy color filter unit is wider than spacing between two adjacent color filter units.
    • 滤色器基板包括透明基板,图案化遮光层,多个滤色器单元和多个虚拟滤色器单元。 透明基板具有显示区域和围绕显示区域的周边区域。 所述图案遮光层设置在所述透明基板上,所述图案遮光层包括布置在所述显示区域上的第一遮光图案和设置在所述周边区域上的第二遮光图案。 第一遮光图案限定多个子像素区域。 滤色器单元设置在显示区域上。 虚设滤色器单元设置在周边区域上。 两个相邻的虚拟滤色器单元之间的间隔或滤色器单元与相邻的虚拟滤色器单元之间的间隔比两个相邻的滤色器单元之间的间距宽。
    • 3. 发明授权
    • Color filter substrate
    • 彩色滤光片基板
    • US09057908B2
    • 2015-06-16
    • US13371484
    • 2012-02-13
    • Chih-Chung LiuMeng-Chieh TaiMing-Tsung WangDe-Jiun Li
    • Chih-Chung LiuMeng-Chieh TaiMing-Tsung WangDe-Jiun Li
    • G02B5/22G02F1/133G02F1/1335G02B5/20G02F1/1333
    • G02F1/133514G02B5/201G02F2001/133388G02F2201/52
    • A color filter substrate includes a transparent substrate, a patterned light-shielding layer, a plurality of color filter units, and a plurality of dummy color filter units. The transparent substrate has a display region and a peripheral region surrounding the display region. The patterned light-shielding layer is disposed on the transparent substrate, and the patterned light-shielding layer includes a first light-shielding pattern disposed on the display region and a second light-shielding pattern disposed on the peripheral region. The first light-shielding pattern defines a plurality of sub-pixel regions. The color filter units are disposed on the display region. The dummy color filter units are disposed on the peripheral region. Spacing between two adjacent dummy color filter units or spacing between the color filter unit and the adjacent dummy color filter unit is wider than spacing between two adjacent color filter units.
    • 滤色器基板包括透明基板,图案化遮光层,多个滤色器单元和多个虚拟滤色器单元。 透明基板具有显示区域和围绕显示区域的周边区域。 所述图案遮光层设置在所述透明基板上,所述图案遮光层包括布置在所述显示区域上的第一遮光图案和设置在所述周边区域上的第二遮光图案。 第一遮光图案限定多个子像素区域。 滤色器单元设置在显示区域上。 虚设滤色器单元设置在周边区域上。 两个相邻的虚拟滤色器单元之间的间隔或滤色器单元与相邻的虚拟滤色器单元之间的间隔比两个相邻的滤色器单元之间的间距宽。
    • 5. 发明授权
    • Pixel structure
    • 像素结构
    • US07916235B2
    • 2011-03-29
    • US12793689
    • 2010-06-04
    • Ming-Tsung WangChih-Chung LiuYueh-Ping ChangMeng-Chieh Tai
    • Ming-Tsung WangChih-Chung LiuYueh-Ping ChangMeng-Chieh Tai
    • G02F1/136G02F1/1343
    • G02F1/13624G02F2001/134354
    • A pixel structure suitable for being disposed on a substrate includes a thin film transistor (TFT), a first pixel electrode, a second pixel electrode, a scan line and a data line. The TFT disposed on the substrate includes a gate, a source, a first drain and a second drain. A main TFT is formed by the gate, the source and the first drain. A sub-thin film transistor (sub-TFT) is formed by the gate, the first drain and the second drain. The first pixel electrode is electrically connected to the first drain, and a portion of the first drain extends between the second pixel electrode and the substrate to form capacitor-coupling electrode. The second pixel electrode is electrically connected to the second drain of the sub-TFT. The scan line is disposed on the substrate and electrically connected to the gate, and the data line is electrically connected to the source.
    • 适于设置在衬底上的像素结构包括薄膜晶体管(TFT),第一像素电极,第二像素电极,扫描线和数据线。 设置在基板上的TFT包括栅极,源极,第一漏极和第二漏极。 主TFT由栅极,源极和第一漏极形成。 子薄膜晶体管(sub-TFT)由栅极,第一漏极和第二漏极形成。 第一像素电极电连接到第一漏极,并且第一漏极的一部分在第二像素电极和衬底之间延伸以形成电容器耦合电极。 第二像素电极电连接到子TFT的第二漏极。 扫描线设置在基板上并电连接到栅极,并且数据线电连接到源极。
    • 6. 发明申请
    • PIXEL STRUCTURE
    • 像素结构
    • US20100237350A1
    • 2010-09-23
    • US12793689
    • 2010-06-04
    • Ming-Tsung WangChih-Chung LiuYueh-Ping ChangMeng-Chieh Tai
    • Ming-Tsung WangChih-Chung LiuYueh-Ping ChangMeng-Chieh Tai
    • H01L33/16G02F1/136
    • G02F1/13624G02F2001/134354
    • A pixel structure suitable for being disposed on a substrate includes a thin film transistor (TFT), a first pixel electrode, a second pixel electrode, a scan line and a data line. The TFT disposed on the substrate includes a gate, a source, a first drain and a second drain. A main TFT is formed by the gate, the source and the first drain. A sub-thin film transistor (sub-TFT) is formed by the gate, the first drain and the second drain. The first pixel electrode is electrically connected to the first drain, and a portion of the first drain extends between the second pixel electrode and the substrate to form capacitor-coupling electrode. The second pixel electrode is electrically connected to the second drain of the sub-TFT. The scan line is disposed on the substrate and electrically connected to the gate, and the data line is electrically connected to the source.
    • 适于设置在衬底上的像素结构包括薄膜晶体管(TFT),第一像素电极,第二像素电极,扫描线和数据线。 设置在基板上的TFT包括栅极,源极,第一漏极和第二漏极。 主TFT由栅极,源极和第一漏极形成。 子薄膜晶体管(sub-TFT)由栅极,第一漏极和第二漏极形成。 第一像素电极电连接到第一漏极,并且第一漏极的一部分在第二像素电极和衬底之间延伸以形成电容器耦合电极。 第二像素电极电连接到子TFT的第二漏极。 扫描线设置在基板上并电连接到栅极,并且数据线电连接到源极。
    • 7. 发明授权
    • Pixel structure
    • 像素结构
    • US07755710B2
    • 2010-07-13
    • US11840995
    • 2007-08-19
    • Ming-Tsung WangChih-Chung LiuYueh-Ping ChangMeng-Chieh Tai
    • Ming-Tsung WangChih-Chung LiuYueh-Ping ChangMeng-Chieh Tai
    • G02F1/136G02F1/1343
    • G02F1/13624G02F2001/134354
    • A pixel structure includes a gate, a source, a first drain, a second drain, a third drain, a first pixel electrode, a second pixel electrode, a scan line and a data line. The gate, the source and the first drain form a first thin film transistor. The gate, the source and the second drain form a second thin film transistor. The gate, the second drain and the third drain form a sub-thin film transistor (sub-TFT). Additionally, the first pixel electrode is electrically connected to the first drain, and the second drain extends to a portion between the second pixel electrode and the substrate such that a capacitor-coupling electrode is formed. Moreover, the second pixel electrode is electrically connected to the third drain of the sub-TFT. The scan line is disposed on the substrate and electrically connected to the gate, and the data line is electrically connected to the source.
    • 像素结构包括栅极,源极,第一漏极,第二漏极,第三漏极,第一像素电极,第二像素电极,扫描线和数据线。 栅极,源极和第一漏极形成第一薄膜晶体管。 栅极,源极和第二漏极形成第二薄膜晶体管。 栅极,第二漏极和第三漏极形成子薄膜晶体管(sub-TFT)。 此外,第一像素电极电连接到第一漏极,并且第二漏极延伸到第二像素电极和衬底之间的部分,使得形成电容器耦合电极。 此外,第二像素电极电连接到子TFT的第三漏极。 扫描线设置在基板上并电连接到栅极,并且数据线电连接到源极。
    • 8. 发明申请
    • PIXEL STRUCTURE
    • 像素结构
    • US20080303970A1
    • 2008-12-11
    • US11840995
    • 2007-08-19
    • Ming-Tsung WangChih-Chung LiuYueh-Ping ChangMeng-Chieh Tai
    • Ming-Tsung WangChih-Chung LiuYueh-Ping ChangMeng-Chieh Tai
    • G02F1/133
    • G02F1/13624G02F2001/134354
    • A pixel structure includes a gate, a source, a first drain, a second drain, a third drain, a first pixel electrode, a second pixel electrode, a scan line and a data line. The gate, the source and the first drain form a first thin film transistor. The gate, the source and the second drain form a second thin film transistor. The gate, the second drain and the third drain form a sub-thin film transistor (sub-TFT). Additionally, the first pixel electrode is electrically connected to the first drain, and the second drain extends to a portion between the second pixel electrode and the substrate such that a capacitor-coupling electrode is formed. Moreover, the second pixel electrode is electrically connected to the third drain of the sub-TFT. The scan line is disposed on the substrate and electrically connected to the gate, and the data line is electrically connected to the source.
    • 像素结构包括栅极,源极,第一漏极,第二漏极,第三漏极,第一像素电极,第二像素电极,扫描线和数据线。 栅极,源极和第一漏极形成第一薄膜晶体管。 栅极,源极和第二漏极形成第二薄膜晶体管。 栅极,第二漏极和第三漏极形成子薄膜晶体管(sub-TFT)。 此外,第一像素电极电连接到第一漏极,并且第二漏极延伸到第二像素电极和衬底之间的部分,使得形成电容器耦合电极。 此外,第二像素电极电连接到子TFT的第三漏极。 扫描线设置在基板上并电连接到栅极,并且数据线电连接到源极。
    • 9. 发明申请
    • PIXEL STRUCTURE AND REPAIR METHOD THEREOF
    • 像素结构和维修方法
    • US20100141861A1
    • 2010-06-10
    • US12703748
    • 2010-02-10
    • Ming-Tsung WangMing-Hsuan ChangZhi-Zhong LiuMeng-Chieh Tai
    • Ming-Tsung WangMing-Hsuan ChangZhi-Zhong LiuMeng-Chieh Tai
    • G02F1/1333G02F1/13
    • G02F1/1343G02F1/136259G02F2201/508
    • A pixel structure is provided. The pixel structure includes a scan line, a gate, a first dielectric layer, a channel layer, a source, a drain, a data line, a second dielectric layer, and a pixel electrode. The gate is electrically connected to the scan line and has a first notch. The first dielectric layer covers the scan line and the gate. The channel layer is disposed on the first dielectric layer over the gate and exposed by the first notch. The source and the drain are disposed on the channel layer. Part of the drain is located over the first notch. The data line is disposed on the first dielectric layer and electrically connected to the source. The second dielectric layer covers the source, the drain and the data line. The pixel electrode is disposed on the second dielectric layer and electrically connected to the drain.
    • 提供像素结构。 像素结构包括扫描线,栅极,第一介电层,沟道层,源极,漏极,数据线,第二电介质层和像素电极。 栅极电连接到扫描线并具有第一凹口。 第一介电层覆盖扫描线和栅极。 沟道层设置在栅极上的第一介电层上,并被第一凹槽暴露。 源极和漏极设置在沟道层上。 排水管的一部分位于第一档。 数据线设置在第一电介质层上并与源电连接。 第二介电层覆盖源极,漏极和数据线。 像素电极设置在第二电介质层上并与漏极电连接。