会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Method of fabricating polysilicon thin film transistor
    • 制造多晶硅薄膜晶体管的方法
    • US06727122B2
    • 2004-04-27
    • US10310975
    • 2002-12-06
    • Hyun-Sik SeoBinn KimJong-Uk BaeHae-Yeol Kim
    • Hyun-Sik SeoBinn KimJong-Uk BaeHae-Yeol Kim
    • H01L2184
    • H01L21/02672H01L21/02532H01L21/2022H01L27/12H01L27/1277H01L29/66757H01L29/78603H01L29/78609H01L29/78675Y10S260/35
    • A method of forming a polycrystalline silicon active layer for use in a thin film transistor is provided. The method includes forming a buffer layer over a substrate, forming an amorphous silicon layer over the buffer layer, applying a catalytic metal to a surface of the amorphous silicon layer, crystallizing the amorphous silicon layer having the catalytic metal thereon into a polycrystalline silicon layer, forming an island pattern on the polycrystalline silicon layer, thereby defining an active region underneath in the polycrystalline silicon layer, applying n-type ions to the polycrystalline silicon layer and then heat-treating the polycrystalline silicon layer to remove the catalytic metal from the active region underneath the island pattern, patterning the polycrystalline silicon layer using the island pattern as a mask to form an active layer and to expose a surface of the adjacent buffer layer, removing the island pattern from the active layer using an etchant, and etching the exposed surface of the buffer layer when removing the island pattern.
    • 提供一种形成用于薄膜晶体管的多晶硅有源层的方法。 该方法包括在衬底上形成缓冲层,在缓冲层上形成非晶硅层,向非晶硅层的表面施加催化金属,使其上具有催化金属的非晶硅层结晶成多晶硅层, 在所述多晶硅层上形成岛状图案,从而在所述多晶硅层中限定下面的有源区,向所述多晶硅层施加n型离子,然后热处理所述多晶硅层以从所述活性区域除去所述催化金属 在岛状图案之下,使用岛状图案作为掩模来图案化多晶硅层以形成有源层并暴露相邻缓冲层的表面,使用蚀刻剂从活性层除去岛状图案,并蚀刻暴露表面 的去除岛图案时的缓冲层。
    • 6. 发明授权
    • Shift register
    • 移位寄存器
    • US07529333B2
    • 2009-05-05
    • US11586642
    • 2006-10-26
    • Binn KimHae Yeol KimHyung Nyuck ChoSoo Young YoonSeung Chan ChoiMin Doo ChunYong Ho Jang
    • Binn KimHae Yeol KimHyung Nyuck ChoSoo Young YoonSeung Chan ChoiMin Doo ChunYong Ho Jang
    • G11C19/00
    • G11C19/28
    • A shift register includes first and second stages for sequentially outputting scan pulses to drive first and second gate lines. One of the first and second stages includes a pull-up switching device connected to an enabling node of the one of the first and second stages; a first pull-down switching device connected to a first disabling node of the one of the first and second stages; a second pull-down switching device connected to a second disabling node of the one of the first and second stages; and a node controller. The node controller of the first stage controls the logic state of each of the enabling node of the first stage, the first disabling node of the first stage and the first disabling node of the second stage. The node controller of the second stage controls the logic state of each of the enabling node of the second stage, the second disabling node of the second stage and the second disabling node of the first stage.
    • 移位寄存器包括用于顺序地输出扫描脉冲以驱动第一和第二栅极线的第一和第二级。 第一级和第二级之一包括连接到第一级和第二级之一的使能节点的上拉开关器件; 连接到第一和第二级中的一个的第一禁用节点的第一下拉开关装置; 连接到第一和第二级中的一个的第二禁用节点的第二下拉开关装置; 和节点控制器。 第一级的节点控制器控制第一级的使能节点,第一级的第一禁用节点和第二级的第一禁用节点的每个的逻辑状态。 第二级的节点控制器控制第二级的使能节点,第二级的第二禁用节点和第一级的第二禁用节点的每个的逻辑状态。