会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明授权
    • Array substrate, manufacturing method thereof, liquid crystal panel and liquid crystal display
    • 阵列基板,其制造方法,液晶面板和液晶显示器
    • US09524988B2
    • 2016-12-20
    • US13995938
    • 2012-11-09
    • BOE Technology Group Co., Ltd.Beijing BOE Display Technology Co., Ltd.
    • Sha LiuBaoqiang Wang
    • H01L27/12G02F1/1362G02F1/1368G09G3/36G02F1/1343
    • H01L27/124G02F1/136286G02F1/1368G02F2001/134372G02F2001/13685G09G3/3614G09G3/3648G09G2300/0426G09G2320/0252H01L27/1214H01L27/1251H01L27/1262
    • An array substrate, a manufacturing method thereof, a liquid crystal panel and a liquid crystal display. An array substrate, comprises: a substrate (11), gate lines (2), data lines (4) and common electrode lines (3) disposed on said substrate (11), said gate lines (2) and said data lines (4) define a plurality of pixel units (20, 21); two transparent conductive film layers (12, 19) and thin film transistor are formed in each of said pixel units (20, 21); wherein, said pixel units (20, 21) comprise a first pixel unit (20) and a second pixel unit (21), and the first pixel unit (20) and the second pixel unit (21) are alternately arranged along the direction of said data lines (4); wherein, in said first pixel unit (20), a first transparent conductive film layer (12) is electrically connected with a common electrode line (3), a second transparent conductive film layer (19) is electrically connected with a drain electrode (16) of a thin film transistor; in said second pixel unit (21), a first transparent conductive film layer (12) is electrically connected with a drain electrode (16) of a thin film transistor, a second transparent conductive film layer (19) is electrically connected with a common electrode line (3); the common electrode lines (3) in the pixel units (20, 21) are electrically connected with each other.
    • 阵列基板,其制造方法,液晶面板和液晶显示器。 一种阵列基板,包括:基板(11),设置在所述基板(11)上的栅极线(2),数据线(4)和公共电极线(3),所述栅极线(2)和所述数据线 )限定多个像素单元(20,21); 在每个像素单元(20,21)中形成两个透明导电膜层(12,19)和薄膜晶体管; 其中,所述像素单元(20,21)包括第一像素单元(20)和第二像素单元(21),并且所述第一像素单元(20)和所述第二像素单元(21)沿着 所述数据线(4); 其中,在所述第一像素单元(20)中,第一透明导电膜层(12)与公共电极线(3)电连接,第二透明导电膜层(19)与漏极电极 )薄膜晶体管; 在所述第二像素单元(21)中,第一透明导电膜层(12)与薄膜晶体管的漏电极(16)电连接,第二透明导电膜层(19)与公共电极 行(3); 像素单元(20,21)中的公共电极线(3)彼此电连接。
    • 6. 发明授权
    • Transparent electrode, array substrate and liquid crystal display device
    • 透明电极,阵列基板和液晶显示装置
    • US09395588B2
    • 2016-07-19
    • US14348249
    • 2013-11-29
    • BEIJING BOE DISPLAY TECHNOLOGY CO., LTD.BOE TECHNOLOGY GROUP CO., LTD.
    • Honglin ZhangHebin ZhaoSha LiuTing DongDan Wang
    • G02F1/1343
    • G02F1/13439G02F1/134309G02F2001/134345Y10T428/24314
    • Embodiments of the invention provide a transparent electrode, an array substrate and a liquid crystal display device. The transparent electrode includes a first-domain display region and a second-domain display region that are adjacent to each other, openings are respectively formed in the first-domain display region and the second-domain display region of the transparent electrode so that the transparent electrode has a first slit extending in a first direction in the first-domain display region and a second slit extending in a second direction different from the first direction in the second-domain display region. Additional openings are further formed at a region between the first-domain display region and the second-domain display region of the transparent electrode, so that a third slit extending in a third direction and a fourth slit extending in a fourth direction different from the third direction are formed at this region.
    • 本发明的实施例提供一种透明电极,阵列基板和液晶显示装置。 透明电极包括彼此相邻的第一域显示区域和第二域显示区域,在透明电极的第一域显示区域和第二域显示区域中分别形成开口,使得透明电极 电极具有在第一域显示区域中沿第一方向延伸的第一狭缝和在第二域显示区域中沿与第一方向不同的第二方向延伸的第二狭缝。 在透明电极的第一域显示区域和第二域显示区域之间的区域处进一步形成另外的开口,使得沿第三方向延伸的第三狭缝和沿与第三区域不同的第四方向延伸的第四狭缝 方向形成在该区域。
    • 7. 发明申请
    • Array Substrate, Manufacturing Method Thereof, Liquid Crystal Panel And Liquid Crystal Display
    • 阵列基板,其制造方法,液晶面板和液晶显示器
    • US20150200206A1
    • 2015-07-16
    • US13995938
    • 2012-11-09
    • BOE TECHNOLOGY GROUP CO., LTD.BEIJING BOE DISPLAY TECHNOLOGY CO., LTD.
    • Sha LiuBaoqiang Wang
    • H01L27/12G02F1/1362G02F1/1368
    • H01L27/124G02F1/136286G02F1/1368G02F2001/134372G02F2001/13685G09G3/3614G09G3/3648G09G2300/0426G09G2320/0252H01L27/1214H01L27/1251H01L27/1262
    • An array substrate, a manufacturing method thereof, a liquid crystal panel and a liquid crystal display. An array substrate, comprises: a substrate (11), gate lines (2), data lines (4) and common electrode lines (3) disposed on said substrate (11), said gate lines (2) and said data lines (4) define a plurality of pixel units (20, 21); two transparent conductive film layers (12, 19) and thin film transistor are formed in each of said pixel units (20, 21); wherein, said pixel units (20, 21) comprise a first pixel unit (20) and a second pixel unit (21), and the first pixel unit (20) and the second pixel unit (21) are alternately arranged along the direction of said data lines (4); wherein, in said first pixel unit (20), a first transparent conductive film layer (12) is electrically connected with a common electrode line (3), a second transparent conductive film layer (19) is electrically connected with a drain electrode (16) of a thin film transistor; in said second pixel unit (21), a first transparent conductive film layer (12) is electrically connected with a drain electrode (16) of a thin film transistor, a second transparent conductive film layer (19) is electrically connected with a common electrode line (3); the common electrode lines (3) in the pixel units (20, 21) are electrically connected with each other.
    • 阵列基板,其制造方法,液晶面板和液晶显示器。 一种阵列基板,包括:基板(11),设置在所述基板(11)上的栅极线(2),数据线(4)和公共电极线(3),所述栅极线(2)和所述数据线 )限定多个像素单元(20,21); 在每个像素单元(20,21)中形成两个透明导电膜层(12,19)和薄膜晶体管; 其中,所述像素单元(20,21)包括第一像素单元(20)和第二像素单元(21),并且所述第一像素单元(20)和所述第二像素单元(21)沿着 所述数据线(4); 其中,在所述第一像素单元(20)中,第一透明导电膜层(12)与公共电极线(3)电连接,第二透明导电膜层(19)与漏极电极 )薄膜晶体管; 在所述第二像素单元(21)中,第一透明导电膜层(12)与薄膜晶体管的漏电极(16)电连接,第二透明导电膜层(19)与公共电极 行(3); 像素单元(20,21)中的公共电极线(3)彼此电连接。