会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明申请
    • Common gate with resistive feed-through low noise amplifier
    • 具有电阻馈通低噪声放大器的公共门
    • US20070075779A1
    • 2007-04-05
    • US11633720
    • 2006-12-05
    • Seyed-Ali HajimiriXiang Guan
    • Seyed-Ali HajimiriXiang Guan
    • H03F3/16
    • H03F3/193H03F2200/294H03F2200/372
    • A radio-frequency amplifier is provided. The radio-frequency amplifier includes a transistor having an input terminal, an output terminal, a control terminal, and a transconductance gm. A series-connected feed-through resistance Rf and feed-through capacitance Cf is connected in parallel with the input terminal and the output terminal of the transistor. A load resistance RL is connected to the output terminal. The control terminal of the transistor is biased at a fixed voltage. Part of the transistor noise follows the looped path through the feed-through resistor instead of passing on to the load, which reduces the noise figure of the amplifier. The value of gm, Rf and RL are chosen in a way to keep the input impedance of the amplifier matched to a well-defined signal source impedance.
    • 提供射频放大器。 射频放大器包括具有输入端子,输出端子,控制端子和跨导电阻的晶体管。 与晶体管的输入端子和输出端子并联连接串联连接的馈通电阻R和F以及馈通电容C< f>。 负载电阻R L L连接到输出端子。 晶体管的控制端子被偏置在固定电压。 晶体管噪声的一部分遵循通过馈通电阻的环路,而不是传递到负载,这降低了放大器的噪声系数。 以使得放大器的输入阻抗匹配到良好状态的方式来选择g ,R>和R< L< 定义的信号源阻抗。
    • 5. 发明授权
    • Monolithic silicon-based phased arrays for communications and radars
    • 用于通信和雷达的单片硅基相控阵列
    • US07502631B2
    • 2009-03-10
    • US10988199
    • 2004-11-12
    • Hossein HashemiXiang GuanSeyed Ali Hajimiri
    • Hossein HashemiXiang GuanSeyed Ali Hajimiri
    • H04B1/38H04B1/06H04M1/00
    • H01Q3/26H01Q3/22H01Q3/2682H01Q3/42H01Q21/0093
    • A phased-array receiver is adapted so as to be fully integrated and fabricated on a single silicon substrate. The phased-array receiver is operative to receive a 24 GHz signal and may be adapted to include 8-elements formed in a SiGe BiCMOS technology. The phased-array receiver utilizes a heterodyne topology, and the signal combining is performed at an IF of 4.8 GHz. The phase-shifting with 4 bits of resolution is realized at the LO port of the first down-conversion mixer. A ring LC VCO generates 16 different phases of the LO. An integrated 19.2 GHz frequency synthesizer locks the VCO frequency to a 75 MHz external reference. Each signal path achieves a gain of 43 dB, a noise figure of 7.4 dB, and an IIP3 of −11 dBm. The 8-path array achieves an array gain of 61 dB, a peak-to-null ratio of 20 dB, and improves the signal-to-noise ratio at the output by 9 dB.
    • 相控阵接收器适于完全集成并制造在单个硅衬底上。 相控阵接收器可操作以接收24GHz信号,并且可适于包括以SiGe BiCMOS技术形成的8个元件。 相控阵接收机利用外差拓扑,信号组合在4.8GHz的IF下进行。 在第一个下变频混频器的LO端口实现4位分辨率的相移。 振荡LC VCO产生LO的16个不同相位。 集成的19.2 GHz频率合成器将VCO频率锁定到75 MHz外部参考。 每个信号路径的增益为43 dB,噪声系数为7.4 dB,IIP3为-11 dBm。 8路径阵列实现了61 dB的阵列增益,20 dB的峰 - 无效比,并将输出端的信噪比提高了9 dB。
    • 6. 发明授权
    • Common gate with resistive feed-through low noise amplifier
    • 具有电阻馈通低噪声放大器的公共门
    • US07489194B2
    • 2009-02-10
    • US11633720
    • 2006-12-05
    • Seyed-Ali HajimiriXiang Guan
    • Seyed-Ali HajimiriXiang Guan
    • H03F3/16
    • H03F3/193H03F2200/294H03F2200/372
    • A radio-frequency amplifier is provided. The radio-frequency amplifier includes a transistor having an input terminal, an output terminal, a control terminal, and a transconductance gm. A series-connected feed-through resistance Rf and feed-through capacitance Cf is connected in parallel with the input terminal and the output terminal of the transistor. A load resistance RL is connected to the output terminal. The control terminal of the transistor is biased at a fixed voltage. Part of the transistor noise follows the looped path through the feed-through resistor instead of passing on to the load, which reduces the noise figure of the amplifier. The value of gm, Rf and RL are chosen in a way to keep the input impedance of the amplifier matched to a well-defined signal source impedance.
    • 提供射频放大器。 射频放大器包括具有输入端子,输出端子,控制端子和跨导gm的晶体管。 串联连接的馈通电阻Rf和馈通电容Cf与晶体管的输入端和输出端并联连接。 负载电阻RL连接到输出端子。 晶体管的控制端子被偏置在固定电压。 晶体管噪声的一部分遵循通过馈通电阻的环路,而不是传递到负载,这降低了放大器的噪声系数。 选择gm,Rf和RL的值,以保持放大器的输入阻抗与良好定义的信号源阻抗匹配。