会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明授权
    • Method for the analysis and synthesis of binary signals
    • 二进制信号分析与合成方法
    • US4943926A
    • 1990-07-24
    • US916820
    • 1986-10-09
    • Jorge Guzman-EderyWolfgang SteigerMichael Boer
    • Jorge Guzman-EderyWolfgang SteigerMichael Boer
    • H04L1/20H04L12/26H04L25/04
    • H04L1/248
    • Method for analyzing and synthesizing pulses using a first pulse state memory for storing the pulse state connected to a pulse edge detector for detecting a pulse change of state, the latter connected to the reset pin of a pulse counter driven by a clock; a first-in-first-out memory connected to the counter for receiving the counter content for each pulse, and a microprocessor connected to the first-in-first-out memory output, having a signal pulse list for storing for each pulse its state and pulse length measured in clock counts. Two or more associate memories are provided for storing clock count of any 0-state pulse and any 1-state pulse, and a pulse display connected to each associate memory to display any 0-state pulse and any 1-state pulse as a percentage of the total pulse period To.
    • 用于使用第一脉冲状态存储器分析和合成脉冲的方法,用于存储连接到脉冲边缘检测器的脉冲状态,用于检测状态的脉冲变化,后者连接到由时钟驱动的脉冲计数器的复位引脚; 连接到计数器的先进先出存储器,用于接收每个脉冲的计数器内容,以及连接到先进先出存储器输出的微处理器,具有用于为每个脉冲存储其状态的信号脉冲列表 并以时钟计数测量脉冲长度。 提供两个或更多个相关存储器用于存储任何0状态脉冲和任何1状态脉冲的时钟计数,以及连接到每个关联存储器的脉冲显示器,以显示任何0状态脉冲和任何1-状态脉冲作为 总脉冲周期To。