专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2009134576A1 COPYBACK OPTIMIZATION FOR MEMORY SYSTEM 审中-公开
标题翻译：用于存储系统的COPYBACK优化
公开(公告)号：WO2009134576A1
公开(公告)日：2009-11-05
申请号：PCT/US2009/039160
申请日：2009-04-01
申请人： APPLE INC. , WAKRAT, Nir, Jacob , HELM, Mark, Alan
发明人： WAKRAT, Nir, Jacob , HELM, Mark, Alan
IPC分类号： G06F11/10
CPC分类号： G06F11/1068
摘要： In a copyback or read operation for a non-volatile memory subsystem, data page change indicators are used to manage transfers of data pages between a register in non-volatile memory and a controller that is external to the non-volatile memory.
摘要翻译：在非易失性存储器子系统的拷贝或读取操作中，使用数据页变化指示器来管理非易失性存储器中的寄存器与非易失性存储器外部的控制器之间的数据页的传送。

2. 发明申请

WO2013040537A1 WEAVE SEQUENCE COUNTER FOR NON-VOLATILE MEMORY SYSTEMS 审中-公开
标题翻译：用于非易失性存储器系统的WEAVE序列计数器
公开(公告)号：WO2013040537A1
公开(公告)日：2013-03-21
申请号：PCT/US2012/055698
申请日：2012-09-17
申请人： APPLE INC. , POST, Daniel, J. , WAKRAT, Nir, Jacob , KHMELNITSKY, Vadim
发明人： POST, Daniel, J. , WAKRAT, Nir, Jacob , KHMELNITSKY, Vadim
IPC分类号： G06F9/26
CPC分类号： G06F12/0246 , G06F2212/7202 , G06F2212/7207 , G06F2212/7211
摘要： Systems and methods are disclosed for providing a weave sequence counter ("WSC") for non-volatile memory ("NVM") systems. The WSC can identify the sequence in which each page of the NVM is programmed. The "weave" aspect can refer to the fact that multiple blocks can be open for programming at once, thus allowing the pages of these blocks to be programmed in a "woven" manner. Systems and methods are also disclosed for providing a host weave sequence counter ("HWSC"). Each time new data is initially programmed to the NVM, this data can be associated with a particular HWSC. The HWSC associated with the data may not change, even when the data is moved to a new page (e.g., for wear leveling purposes and the like). The WSC and HWSC may aid in, for example, performing rollback, building logical -to-physical mappings, determining static-versus-dynamic page statuses, and performing maintenance operations (e.g., wear leveling).
摘要翻译：公开了用于为非易失性存储器（“NVM”）系统提供编织序列计数器（“WSC”）的系统和方法。 WSC可以识别NVM的每个页面被编程的顺序。 “编织”方面可以指多个块可以一次打开以进行编程，从而允许以“编织”的方式对这些块的页面进行编程。还公开了用于提供主机编织序列计数器（“HWSC”）的系统和方法。每当新数据最初被编程到NVM时，该数据可以与特定的HWSC相关联。即使将数据移动到新页面（例如，用于磨损均衡目的等），与数据相关联的HWSC也可能不会改变。 WSC和HWSC可以帮助例如执行回滚，构建逻辑到物理映射，确定静态到动态页面状态以及执行维护操作（例如，磨损均衡）。

3. 发明申请

WO2012118732A1 USING TEMPERATURE SENSORS WITH A MEMORY DEVICE 审中-公开
标题翻译：使用温度传感器与存储器件
公开(公告)号：WO2012118732A1
公开(公告)日：2012-09-07
申请号：PCT/US2012/026720
申请日：2012-02-27
申请人： APPLE INC. , FAI, Anthony , WAKRAT, Nir, Jacob , SEROFF, Nicholas, C.
发明人： FAI, Anthony , WAKRAT, Nir, Jacob , SEROFF, Nicholas, C.
IPC分类号： G01K1/00 , G01K3/00
CPC分类号： G11C11/5642 , G11C7/04 , G11C16/26
摘要： In one implementation, a method for performing memory operations includes receiving, at a memory device, a request to read data from one or more non-volatile memory cells; and retrieving stored temperature information associated with the non-volatile memory cells, wherein the temperature information is associated with a temperature at approximately at a time when the data was written to the non-volatile memory cells. The method can further include reading, by the memory device, the data from the non-volatile memory cells. The method can also include processing the read data based on, at least, the retrieved temperature information; and providing the processed data.
摘要翻译：在一个实现中，用于执行存储器操作的方法包括在存储器设备处接收从一个或多个非易失性存储器单元读取数据的请求; 以及检索与所述非易失性存储器单元相关联的存储的温度信息，其中所述温度信息与所述数据被写入所述非易失性存储器单元时的大致时间相关联。该方法还可以包括由存储器件读取来自非易失性存储器单元的数据。该方法还可以包括至少基于检索到的温度信息来处理读取的数据; 并提供处理的数据。

4. 发明申请

WO2013006568A2 BOOTING A MEMORY DEVICE FROM A HOST 审中-公开
标题翻译：从主机处理记忆设备
公开(公告)号：WO2013006568A2
公开(公告)日：2013-01-10
申请号：PCT/US2012/045288
申请日：2012-07-02
申请人： APPLE INC. , FAI, Anthony , WAKRAT, Nir, Jacob , SEROFF, Nicholas
发明人： FAI, Anthony , WAKRAT, Nir, Jacob , SEROFF, Nicholas
IPC分类号： G06F12/02 , G06F15/177
CPC分类号： G06F3/0604 , G06F3/0632 , G06F3/0655 , G06F3/0679 , G06F9/4416 , G06F12/0246
摘要： In one implementation, a method includes receiving, at a memory device, an instruction to boot the memory device, wherein the memory device includes non-volatile memory accessible by a controller of the memory device; and, in response to receiving the instruction to boot the memory device, obtaining, by the memory device, firmware from a host device, wherein the host device is separate from and communicatively coupled to the memory device. The method can also include booting the memory device using the firmware from the host device, wherein the memory device boots separately from the host device, and the host device performs operations using data or instructions stored in the non-volatile memory and obtained through communication with the memory controller of the memory device.
摘要翻译：在一个实现中，一种方法包括在存储器设备处接收引导存储器设备的指令，其中存储器设备包括由存储器设备的控制器可访问的非易失性存储器; 并且响应于接收到引导所述存储器设备的指令，由所述存储器设备从主机设备获得固件，其中所述主机设备与所述存储设备分离并且通信地耦合到所述存储设备。该方法还可以包括使用来自主机设备的固件引导存储设备，其中存储器设备与主机设备分开启动，并且主机设备使用存储在非易失性存储器中的数据或指令来执行操作，并通过与存储器设备的存储器控制器。

5. 发明申请

WO2010074876A1 ARCHITECTURE FOR ADDRESS MAPPING OF MANAGED NON-VOLATILE MEMORY 审中-公开
标题翻译：管理非易失性存储器地址映射的架构
公开(公告)号：WO2010074876A1
公开(公告)日：2010-07-01
申请号：PCT/US2009/065804
申请日：2009-11-24
申请人： APPLE INC. , TOELKES, Tahoma , WAKRAT, Nir, Jacob , HERMAN, Kenneth, L. , CORLETT, Barry , KHMELNITSKY, Vadim , FAI, Anthony , POST, Daniel, Jeffrey , THIO, Hsiao
发明人： TOELKES, Tahoma , WAKRAT, Nir, Jacob , HERMAN, Kenneth, L. , CORLETT, Barry , KHMELNITSKY, Vadim , FAI, Anthony , POST, Daniel, Jeffrey , THIO, Hsiao
IPC分类号： G06F12/02 , G06F12/06 , G06F13/16
CPC分类号： G06F12/0246 , G06F12/0607 , G06F2212/1016 , G06F2212/7208
摘要： The disclosed architecture uses address mapping to map a block address on a host interface to an internal block address of a non-volatile memory (NVM) device. The block address is mapped to an internal chip select for selecting a Concurrently Addressable Unit (CAU) identified by the block address. The disclosed architecture supports generic NVM commands for read, write, erase and get status operations. The architecture also supports an extended command set for supporting read and write operations that leverage a multiple CAU architecture.
摘要翻译：所公开的架构使用地址映射将主机接口上的块地址映射到非易失性存储器（NVM）设备的内部块地址。块地址被映射到用于选择由块地址标识的可并行寻址单元（CAU）的内部芯片选择。所公开的架构支持用于读取，写入，擦除和获取状态操作的通用NVM命令。该架构还支持扩展命令集，以支持利用多个CAU架构的读写操作。

6. 发明申请

WO2012118743A1 EFFICIENT BUFFERING FOR A SYSTEM HAVING NON-VOLATILE MEMORY 审中-公开
标题翻译：对具有非易失性存储器的系统的有效缓冲
公开(公告)号：WO2012118743A1
公开(公告)日：2012-09-07
申请号：PCT/US2012/026752
申请日：2012-02-27
申请人： APPLE INC. , POST, Daniel, J. , WAKRAT, Nir, Jacob
发明人： POST, Daniel, J. , WAKRAT, Nir, Jacob
IPC分类号： G11C7/10
CPC分类号： G06F12/0246 , G06F3/061 , G06F3/0613 , G06F3/0656 , G06F3/0659 , G06F3/0679 , G06F3/068 , G06F12/1408 , G06F13/1673 , G06F21/71 , G06F21/79 , G06F2212/1052 , Y02D10/14
摘要： Systems and methods are disclosed for efficient buffering for a system having non-volatile memory ("NVM"). In some embodiments, a control circuitry of a system can use heuristics to determine whether to perform buffering of one or more write commands received from a file system. In other embodiments, the control circuitry can minimize read energy and buffering overhead by efficiently reordering write commands in a queue along page-aligned boundaries of a buffer. In further embodiments, the control circuitry can optimally combine write commands from a buffer with write commands from a queue. After combining the commands, the control circuitry can dispatch the commands in a single transaction.
摘要翻译：公开了用于具有非易失性存储器（“NVM”）的系统的有效缓冲的系统和方法。在一些实施例中，系统的控制电路可以使用启发式方法来确定是否执行从文件系统接收的一个或多个写入命令的缓冲。在其他实施例中，控制电路可以通过沿着缓冲器的页对准边界的队列中有效地重新排序写入命令来最小化读取能量和缓冲开销。在另外的实施例中，控制电路可以最佳地组合来自缓冲器的写入命令与来自队列的写入命令。在组合命令之后，控制电路可以在单个事务中分派命令。

7. 发明申请

WO2012094237A1 HANDLING DYNAMIC AND STATIC DATA FOR A SYSTEM HAVING NON-VOLATILE MEMORY 审中-公开
标题翻译：处理非易失性存储器的系统的动态和静态数据
公开(公告)号：WO2012094237A1
公开(公告)日：2012-07-12
申请号：PCT/US2011/068021
申请日：2011-12-30
申请人： APPLE INC. , POST, Daniel, J. , WAKRAT, Nir, Jacob
发明人： POST, Daniel, J. , WAKRAT, Nir, Jacob
IPC分类号： G06F9/26 , G06F9/34
CPC分类号： G06F12/0246 , G06F2212/1032 , G06F2212/1044 , G06F2212/7205 , G06F2212/7211
摘要： Systems and methods are disclosed for handling dynamic and static data for a system having non-volatile memory ("NVM"). By determining whether data being written to the NVM is dynamic or not, a NVM interface of a system can determine where to initially place the data on the NVM (e.g., place the data on either a dynamic stream block or a static stream block). Moreover, this information can allow the NVM interface to improve the efficiencies of both garbage collection ("GC") and wear leveling.
摘要翻译：公开了用于处理具有非易失性存储器（“NVM”）的系统的动态和静态数据的系统和方法。通过确定正在写入NVM的数据是否是动态的，系统的NVM接口可以确定在NVM上最初将数据放置在哪里（例如，将数据放置在动态流块或静态流块上）。此外，这些信息可以使NVM界面提高垃圾收集（“GC”）和磨损均衡的效率。

8. 发明申请

WO2010129306A1 MULTIPAGE PREPARATION COMMANDS FOR NON-VOLATILE MEMORY SYSTEMS 审中-公开
标题翻译：用于非易失性存储器系统的多制备准则
公开(公告)号：WO2010129306A1
公开(公告)日：2010-11-11
申请号：PCT/US2010/032628
申请日：2010-04-27
申请人： APPLE INC. , KHMELNITSKY, Vadim , WAKRAT, Nir, Jacob , TOELKES, Tahoma , POST, Daniel, Jeffrey , FAI, Anthony
发明人： KHMELNITSKY, Vadim , WAKRAT, Nir, Jacob , TOELKES, Tahoma , POST, Daniel, Jeffrey , FAI, Anthony
IPC分类号： G06F12/02
CPC分类号： G06F12/0246
摘要： Multipage preparation commands for non-volatile memory systems are disclosed. The multipage preparation commands supply data that can be used to prepare a non-volatile memory device for forthcoming multipage program operations. A host controller can use the commands ahead of a multipage program operation to optimize usage of a multipage program command. The non-volatile memory device can use the commands to configure the non-volatile memory in preparation for a subsequent operation, such as changing a command order or using the most optimized command set for the subsequent operation.
摘要翻译：公开了用于非易失性存储器系统的多页准备命令。多功能准备命令提供可用于准备非易失性存储器设备的数据，用于即将进行的多页程序操作。主机控制器可以使用多页面程序操作之前的命令来优化多页面程序命令的使用。非易失性存储器件可以使用这些命令来配置非易失性存储器以准备随后的操作，例如改变命令顺序或使用用于后续操作的最优化的命令集。

9. 发明申请

WO2013165786A2 POWER MANAGEMENT FOR A SYSTEM HAVING NON-VOLATILE MEMORY 审中-公开
标题翻译：具有非易失性存储器的系统的电源管理
公开(公告)号：WO2013165786A2
公开(公告)日：2013-11-07
申请号：PCT/US2013/038077
申请日：2013-04-24
申请人： APPLE INC.
发明人： ALESSI, Victor, E. , SEROFF, Nicholas, R. , KAPOOR, Arjun , WAKRAT, Nir, Jacob , FAI, Anthony
IPC分类号： G06F13/16
CPC分类号： G06F13/1689 , G06F1/3225 , G06F1/3275 , G06F12/0246 , G06F2212/1016 , G06F2212/1028 , G06F2212/7201 , G06F2212/7206 , G06F2212/7208 , Y02D10/14
摘要： Systems and methods are disclosed for power management of a system having non-volatile memory ("NVM"). One or more controllers of the system can optimally turn modules on or off and/or intelligently adjust the operating speeds of modules and interfaces of the system based on the type of incoming commands and the current conditions of the system. This can result in optimal system performance and reduced system power consumption.
摘要翻译：公开了具有非易失性存储器（“NVM”）的系统的电源管理的系统和方法。系统的一个或多个控制器可以基于输入命令的类型和系统的当前状况，最佳地打开或关闭模块和/或智能地调整系统的模块和接口的操作速度。这可以导致最佳的系统性能和降低的系统功耗。

10. 发明申请

WO2013090135A1 MOUNT-TIME RECONCILIATION OF DATA AVAILABILITY 审中-公开
标题翻译：数据可用性的安装时间重新安装
公开(公告)号：WO2013090135A1
公开(公告)日：2013-06-20
申请号：PCT/US2012/068389
申请日：2012-12-07
申请人： APPLE INC.
发明人： POST, Daniel, J. , WAKRAT, Nir, Jacob , KHMELNITSKY, Vadim
IPC分类号： G11C13/00
CPC分类号： G06F3/0643 , G06F11/1417 , G06F11/1435 , G06F12/0246 , G06F17/30218
摘要： Systems and methods are disclosed for mount-time reconciliation of data availability. During system boot-up, a non-volatile memory ( "NVM" ) driver can be enumerated, and an NVM driver mapping can be obtained. The NVM driver mapping can include the actual availability of LBAs in the NVM. A file system can then be mounted, and a file system allocation state can be generated. The file system allocation state can indicate the file system' s view of the availability of LBAs. Subsequently, data availability reconciliation can be performed. That is, the file system allocation state and the NVM driver mapping can be overlaid and compared with one another in order to expose any discrepancies.
摘要翻译：披露了数据可用性的安装时间调节的系统和方法。在系统启动期间，可以列举非易失性存储器（“NVM”）驱动程序，并且可以获得NVM驱动程序映射。 NVM驱动程序映射可以包括NVM中LBA的实际可用性。然后可以安装文件系统，并且可以生成文件系统分配状态。文件系统分配状态可以指示文件系统对LBA可用性的视图。随后，可以执行数据可用性协调。也就是说，文件系统分配状态和NVM驱动程序映射可以被叠加并相互比较，以便暴露任何差异。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式