会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明专利
    • Small signal linearization in power switching amplifiers
    • AU7605196A
    • 1997-06-05
    • AU7605196
    • 1996-10-31
    • APOGEE TECHNOLOGY INC
    • ADRIAN ANDREW ARMENDANIELSON MICHAEL STEPHENMEYERS DAVID BARRETTSPIEGEL LEO
    • H03F1/32H03F3/217H03F3/38
    • An all digital switching amplifier wherein linearization of the power switch is accomplished solely by using three states. A small, fixed width, bi-state compensating carrier waveform is added to the leading or training edges of an oversampled main input pulse producing a compensated composite waveform. This compensating carrier linearizes output from a power switch by effecting common mode cancellation of switch time errors. Output pulse width combinations for the compensating carrier are obtained from a look-up table stored in memory. A correction mechanism is implemented to correct for harmonic distortion that is dependent on the modulation level or index and results from the compensating carrier modulation. The correction mechanism applies the inverse of the modulation induced distortion to the oversampled compensated composite input signal to null distortion products resulting from the modulation scheme used to apply the small carrier to linearize the performance of the tri-state power switch. Digital timing control of the power switch's deadband ensures accuracy of the timing and sequence in which individual switches within the power switch H-bridge are turned off and turned on, so as to preclude a short circuit across the power supply. A high speed clock used in linearizing the power switch provides a timing reference to generate the necessary deadband timing delays and pulse width increments. The output bridge uses enhancement mode MOSFETs.