专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08531167B2 Circuit 失效
标题翻译：电路
公开(公告)号：US08531167B2
公开(公告)日：2013-09-10
申请号：US13343824
申请日：2012-01-05
申请人： Daisuke Yamaguchi , Yuki Kamata , Eiji Hori , Katsuyuki Omi
发明人： Daisuke Yamaguchi , Yuki Kamata , Eiji Hori , Katsuyuki Omi
IPC分类号： G05F1/575 , G05F1/618
CPC分类号： H02M3/1588 , Y02B70/1466
摘要： A DC-DC converter has an error amplifier that amplifies a potential difference between a first voltage based on an output voltage at the output terminal and a reference voltage, and outputs a resultant error amplified signal; a differential detecting circuit that senses an inclination of a temporal change of the output voltage by differentiating the first voltage, outputs a control signal according to a result of the sensing; and a PWM generating circuit that compares a synthetic signal obtained by conducting computation on the amplified error signal and the control signal with a periodically changing comparison signal, and outputs a PWM signal having a duty ratio controlled according to a result of the comparison.
摘要翻译： DC-DC转换器具有误差放大器，其放大基于输出端子的输出电压的第一电压与基准电压之间的电位差，并输出合成误差放大信号; 差分检测电路，通过对第一电压进行微分来检测输出电压的时间变化的倾斜度，根据检测结果输出控制信号; 以及PWM生成电路，其通过对经放大的误差信号进行计算而获得的合成信号与控制信号与周期性变化的比较信号进行比较，并输出根据比较结果控制的占空比的PWM信号。

2. 发明授权

US08115458B2 Driver 有权
标题翻译：司机
公开(公告)号：US08115458B2
公开(公告)日：2012-02-14
申请号：US12723874
申请日：2010-03-15
申请人： Yuki Kamata , Hiroshi Masumoto , Hiroshi Nagai , Sadao Ikeda
发明人： Yuki Kamata , Hiroshi Masumoto , Hiroshi Nagai , Sadao Ikeda
IPC分类号： G05F1/70 , G05F5/02
CPC分类号： H02P21/50 , H02P2201/09 , H02P2201/15
摘要： A driver includes a sensor sensing a driving current and a driving voltage for an external device including a capacitor, a PWM, a PFC, and a controller. The PFC includes a phase angle estimation unit estimating a phase angle variation of an input voltage to the PFC based on a parameter regarding the driving current, a voltage compensator compensating an error of the driving voltage, a first current estimation unit estimating a variation of a charge of the capacitor based on the charge current and the phase angle variation estimated by the phase angle estimation unit, a second current estimation unit estimating a driving current variation, and a calculator calculating a duty ratio for the PWM based on the variation of the charge current estimated by the first current estimation unit and the driving current variation estimated by the second current estimation unit.
摘要翻译：驱动器包括感测用于包括电容器，PWM，PFC和控制器的外部装置的驱动电流和驱动电压的传感器。 PFC包括相位角估计单元，其基于关于驱动电流的参数估计到PFC的输入电压的相位角变化，补偿驱动电压的误差的电压补偿器，第一电流估计单元估计基于由相位角估计单元估计的充电电流和相位角变化的电容器的充电，第二电流估计单元估计驱动电流变化，以及计算器基于电荷变化计算PWM的占空比由第一当前估计单元估计的电流和由第二电流估计单元估计的驱动电流变化。

3. 发明授权

US06807395B2 Computer assisted learning system, storage server used for computer assisted learning system and computer readable media recording program used in storage server 失效
标题翻译：计算机辅助学习系统，用于计算机辅助学习系统的存储服务器和存储服务器中使用的计算机可读介质记录程序
公开(公告)号：US06807395B2
公开(公告)日：2004-10-19
申请号：US10131613
申请日：2002-04-25
申请人： Ryuji Iwazaki , Hiroshi Yamamoto , Masanori Kawasumi , Yuki Kamata , Tatsuya Haraguchi , Shuichi Tsujimoto
发明人： Ryuji Iwazaki , Hiroshi Yamamoto , Masanori Kawasumi , Yuki Kamata , Tatsuya Haraguchi , Shuichi Tsujimoto
IPC分类号： G09B300
CPC分类号： G09B17/003 , G09B19/04 , Y10S706/927
摘要： A computer assisted learning system comprises a storage server to communicate with a contents server that controls voice data and text data of English conversation and a mobile phone through a network, and a terminal device to communicate with the storage server through a network. The storage server downloads voice data of English conversation in an information storage unit from the contents server according to a direction from the mobile phone, sends the downloaded voice data to a mobile phone, and when it is requested from the terminal device to obtain a text of an English conversation, downloads text data of an English conversation in the information storage unit and sends this downloaded text data to the terminal device. The terminal device makes the request to obtain a text of English conversation to the storage server and when the text data of English conversation is received from the storage server, prints and outputs this text data.
摘要翻译：计算机辅助学习系统包括：存储服务器，与通过网络控制语音数据和英文会话的文本数据以及移动电话的内容服务器进行通信，以及通过网络与存储服务器进行通信的终端设备。存储服务器根据来自移动电话的方向从内容服务器在信息存储单元中下载英语会话的语音数据，将下载的语音数据发送到移动电话，并且当从终端设备请求获取文本时在信息存储单元中下载英语会话的文本数据并将该下载的文本数据发送到终端设备。终端设备向存储服务器请求获取英文会话文本，当从存储服务器接收到英文会话的文本数据时，打印并输出该文本数据。

4. 发明申请

US20110102040A1 SEMICONDUCTOR DEVICE 有权
公开(公告)号：US20110102040A1
公开(公告)日：2011-05-05
申请号：US12986500
申请日：2011-01-07
申请人： Kazutoshi NAKAMURA , Toru Takayama , Yuki Kamata , Akio Nakagawa , Yoshinobu Sano , Toshiyuki Naka
发明人： Kazutoshi NAKAMURA , Toru Takayama , Yuki Kamata , Akio Nakagawa , Yoshinobu Sano , Toshiyuki Naka
IPC分类号： H03K3/017
CPC分类号： H03K5/00006 , G06F1/08 , H02J1/00 , H02M3/156 , H03K2005/00293 , H03L7/0996 , Y10T307/50
摘要： A semiconductor device includes: a voltage-control-type clock generation circuit having a plurality of stages of first delay elements and whose oscillation frequency is controlled according to a control voltage applied to the first delay elements; a delay circuit having a plurality of stages of second delay elements connected serially; and a selection circuit selecting one from pulse signals output by the plurality of stages of respective second delay elements. The first delay elements and the second delay elements have a same structure formed on a same semiconductor substrate, and a delay amount of the second delay elements is adjusted according to the control voltage.

5. 发明授权

US07893744B2 Semiconductor device 有权
标题翻译：半导体器件
公开(公告)号：US07893744B2
公开(公告)日：2011-02-22
申请号：US12351426
申请日：2009-01-09
申请人： Kazutoshi Nakamura , Toru Takayama , Yuki Kamata , Akio Nakagawa , Yoshinobu Sano , Toshiyuki Naka
发明人： Kazutoshi Nakamura , Toru Takayama , Yuki Kamata , Akio Nakagawa , Yoshinobu Sano , Toshiyuki Naka
IPC分类号： H03K3/017
CPC分类号： H03K5/00006 , G06F1/08 , H02J1/00 , H02M3/156 , H03K2005/00293 , H03L7/0996 , Y10T307/50
摘要： A semiconductor device includes: a voltage-control-type clock generation circuit having a plurality of stages of first delay elements and whose oscillation frequency is controlled according to a control voltage applied to the first delay elements; a delay circuit having a plurality of stages of second delay elements connected serially; and a selection circuit selecting one from pulse signals output by the plurality of stages of respective second delay elements. The first delay elements and the second delay elements have a same structure formed on a same semiconductor substrate, and a delay amount of the second delay elements is adjusted according to the control voltage.
摘要翻译：一种半导体器件包括：具有多级的第一延迟元件的电压控制型时钟产生电路，其振荡频率根据施加到第一延迟元件的控制电压而被控制; 具有串联连接的多级第二延迟元件的延迟电路; 以及选择电路，从由各个第二延迟元件的多级输出的脉冲信号中选择一个。第一延迟元件和第二延迟元件具有形成在同一半导体衬底上的相同结构，并且根据控制电压来调整第二延迟元件的延迟量。

6. 发明申请

US20100231154A1 MOTOR CONTROL DEVICE AND MOTOR SYSTEM 有权
标题翻译：电机控制装置和电机系统
公开(公告)号：US20100231154A1
公开(公告)日：2010-09-16
申请号：US12686621
申请日：2010-01-13
申请人： Yuki Kamata , Sadao Ikeda
发明人： Yuki Kamata , Sadao Ikeda
IPC分类号： H02P6/18
CPC分类号： H02P6/185 , H02P6/007 , H02P6/183 , H02P25/03 , H02P27/08 , H02P2203/11
摘要： A motor control device has first to third amplifiers which amplify voltage generated at first to third shunt resistances connected to first to third drivers to supply driving current of each of three phases to a three-phase brushless motor, first to third sample-hold circuits which sample and hold voltage amplified by the first to third amplifiers, a multiplexer which sequentially selects and outputs voltage values held by the first to third sample-hold circuits, an A/D converter which performs A/D conversion on output signals of the multiplexer, and an arithmetic unit which calculates the driving current through an output signal of the A/D converter, estimates a magnetic pole position of the motor based on the driving current, and performs pulse width modulation (PWM) control on the driving current by controlling the first to third drivers.
摘要翻译：电动机控制装置具有第一至第三放大器，其放大连接到第一至第三驱动器的第一至第三分流电阻产生的电压，以将三相中的每一个的驱动电流提供给三相无刷电动机，第一至第三采样保持电路，由第一至第三放大器放大的采样和保持电压，依次选择并输出由第一至第三采样保持电路保持的电压值的多路复用器，对多路复用器的输出信号执行A / D转换的A / D转换器，以及计算通过A / D转换器的输出信号的驱动电流的运算单元，基于驱动电流来估计电动机的磁极位置，并通过控制驱动电流对驱动电流进行脉宽调制（PWM）控制第一到第三个司机。

7. 发明申请

US20090179681A1 SEMICONDUCTOR DEVICE 有权
标题翻译：半导体器件
公开(公告)号：US20090179681A1
公开(公告)日：2009-07-16
申请号：US12351426
申请日：2009-01-09
申请人： Kazutoshi Nakamura , Toru Takayama , Yuki Kamata , Akio Nakagawa , Yoshinobu Sano , Toshiyuki Naka
发明人： Kazutoshi Nakamura , Toru Takayama , Yuki Kamata , Akio Nakagawa , Yoshinobu Sano , Toshiyuki Naka
IPC分类号： G06F1/04
CPC分类号： H03K5/00006 , G06F1/08 , H02J1/00 , H02M3/156 , H03K2005/00293 , H03L7/0996 , Y10T307/50
摘要： A semiconductor device includes: a voltage-control-type clock generation circuit having a plurality of stages of first delay elements and whose oscillation frequency is controlled according to a control voltage applied to the first delay elements; a delay circuit having a plurality of stages of second delay elements connected serially; and a selection circuit selecting one from pulse signals output by the plurality of stages of respective second delay elements. The first delay elements and the second delay elements have a same structure formed on a same semiconductor substrate, and a delay amount of the second delay elements is adjusted according to the control voltage.
摘要翻译：一种半导体器件包括：具有多级的第一延迟元件的电压控制型时钟产生电路，其振荡频率根据施加到第一延迟元件的控制电压而被控制; 具有串联连接的多级第二延迟元件的延迟电路; 以及选择电路，从由各个第二延迟元件的多级输出的脉冲信号中选择一个。第一延迟元件和第二延迟元件具有形成在同一半导体衬底上的相同结构，并且根据控制电压来调整第二延迟元件的延迟量。

8. 发明授权

US08497720B2 Semiconductor device 失效
公开(公告)号：US08497720B2
公开(公告)日：2013-07-30
申请号：US13527678
申请日：2012-06-20
申请人： Kazutoshi Nakamura , Toru Takayama , Yuki Kamata , Akio Nakagawa , Yoshinobu Sano , Toshiyuki Naka
发明人： Kazutoshi Nakamura , Toru Takayama , Yuki Kamata , Akio Nakagawa , Yoshinobu Sano , Toshiyuki Naka
IPC分类号： H03K3/017
CPC分类号： H03K5/00006 , G06F1/08 , H02J1/00 , H02M3/156 , H03K2005/00293 , H03L7/0996 , Y10T307/50
摘要： A semiconductor device includes: a voltage-control-type clock generation circuit having a plurality of stages of first delay elements and whose oscillation frequency is controlled according to a control voltage applied to the first delay elements; a delay circuit having a plurality of stages of second delay elements connected serially; and a selection circuit selecting one from pulse signals output by the plurality of stages of respective second delay elements. The first delay elements and the second delay elements have a same structure formed on a same semiconductor substrate, and a delay amount of the second delay elements is adjusted according to the control voltage.

9. 发明授权

US08305022B2 Motor control device and motor system 有权
标题翻译：电机控制装置和电机系统
公开(公告)号：US08305022B2
公开(公告)日：2012-11-06
申请号：US12686621
申请日：2010-01-13
申请人： Yuki Kamata , Sadao Ikeda
发明人： Yuki Kamata , Sadao Ikeda
IPC分类号： H02K29/06
CPC分类号： H02P6/185 , H02P6/007 , H02P6/183 , H02P25/03 , H02P27/08 , H02P2203/11
摘要： A motor control device has first to third amplifiers which amplify voltage generated at first to third shunt resistances connected to first to third drivers to supply driving current of each of three phases to a three-phase brushless motor, first to third sample-hold circuits which sample and hold voltage amplified by the first to third amplifiers, a multiplexer which sequentially selects and outputs voltage values held by the first to third sample-hold circuits, an A/D converter which performs A/D conversion on output signals of the multiplexer, and an arithmetic unit which calculates the driving current through an output signal of the A/D converter, estimates a magnetic pole position of the motor based on the driving current, and performs pulse width modulation (PWM) control on the driving current by controlling the first to third drivers.
摘要翻译：电动机控制装置具有第一至第三放大器，其放大连接到第一至第三驱动器的第一至第三分流电阻产生的电压，以将三相中的每一个的驱动电流提供给三相无刷电动机，第一至第三采样保持电路，由第一至第三放大器放大的采样和保持电压，依次选择并输出由第一至第三采样保持电路保持的电压值的多路复用器，对多路复用器的输出信号执行A / D转换的A / D转换器，以及计算通过A / D转换器的输出信号的驱动电流的运算单元，基于驱动电流来估计电动机的磁极位置，并通过控制驱动电流对驱动电流进行脉宽调制（PWM）控制第一到第三个司机。

10. 发明授权

US08248128B2 Semiconductor device 有权
标题翻译：半导体器件
公开(公告)号：US08248128B2
公开(公告)日：2012-08-21
申请号：US13110971
申请日：2011-05-19
申请人： Kazutoshi Nakamura , Toru Takayama , Yuki Kamata , Akio Nakagawa , Yoshinobu Sano , Toshiyuki Naka
发明人： Kazutoshi Nakamura , Toru Takayama , Yuki Kamata , Akio Nakagawa , Yoshinobu Sano , Toshiyuki Naka
IPC分类号： H03K3/017
CPC分类号： H03K5/00006 , G06F1/08 , H02J1/00 , H02M3/156 , H03K2005/00293 , H03L7/0996 , Y10T307/50
摘要： A semiconductor device includes: a voltage-control-type clock generation circuit having a plurality of stages of first delay elements and whose oscillation frequency is controlled according to a control voltage applied to the first delay elements; a delay circuit having a plurality of stages of second delay elements connected serially; and a selection circuit selecting one from pulse signals output by the plurality of stages of respective second delay elements. The first delay elements and the second delay elements have a same structure formed on a same semiconductor substrate, and a delay amount of the second delay elements is adjusted according to the control voltage.
摘要翻译：一种半导体器件包括：具有多级的第一延迟元件的电压控制型时钟产生电路，其振荡频率根据施加到第一延迟元件的控制电压而被控制; 具有串联连接的多级第二延迟元件的延迟电路; 以及选择电路，从由各个第二延迟元件的多级输出的脉冲信号中选择一个。第一延迟元件和第二延迟元件具有形成在同一半导体衬底上的相同结构，并且根据控制电压来调整第二延迟元件的延迟量。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式