专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20120005622A1 APPARATUS TO DISPLAY THREE-DIMENSIONAL (3D) USER INTERFACE 审中-公开
标题翻译：显示三维（3D）用户界面的设备
公开(公告)号：US20120005622A1
公开(公告)日：2012-01-05
申请号：US13114377
申请日：2011-05-24
申请人： Woo Hyun PARK , Su Jin KIM
发明人： Woo Hyun PARK , Su Jin KIM
IPC分类号： G06F3/048
CPC分类号： G06F3/04886 , G06F3/04815 , G06F3/0482 , G06F3/0485 , G06F2203/04806
摘要： An apparatus to display a three-dimensional (3D) User Interface (UI) includes a display panel to display a 3D UI comprising main menu polygonal cells; a sensing unit to sense a user selection of a target main menu polygonal cell; and a control unit to execute a function of the selected target main menu polygonal cell.
摘要翻译：显示三维（3D）用户界面（UI）的装置包括：显示面板，用于显示包含主菜单多边形单元格的3D UI; 感测单元，用于感测用户对目标主菜单多边形小区的选择; 以及控制单元，执行所选择的目标主菜单多边形单元的功能。

2. 发明申请

US20090309641A1 DUAL MODE EDGE TRIGGERED FLIP-FLOP 审中-公开
标题翻译：双模边缘触发翻转
公开(公告)号：US20090309641A1
公开(公告)日：2009-12-17
申请号：US12482298
申请日：2009-06-10
申请人： Woo-Hyun Park
发明人： Woo-Hyun Park
IPC分类号： H03K3/289
CPC分类号： H03K3/35625
摘要： An edge triggered flip-flop including at least one inverter and at least one transmission gate section. Each transmission gate section includes an upper part having a first transmission gate and a second transmission gate connected in series, the first transmission gate being controlled in accordance with a clock signal, and the second transmission gate being controlled in accordance with an enable clock signal. Each transmission gate section also includes a lower part having a third transmission gate and a fourth transmission gate connected in series, the third transmission gate being controlled complementarily to the first transmission gate in accordance with the clock signal, and the fourth transmission gate being controlled complementarily to the second transmission gate in accordance with the enable clock signal.
摘要翻译：边沿触发触发器，包括至少一个反相器和至少一个传输门极部分。每个传输门区包括具有串联连接的第一传输门和第二传输门的上部，第一传输门根据时钟信号进行控制，第二传输门根据使能时钟信号进行控制。每个传输门极部分还包括具有串联连接的第三传输门极和第四传输栅极的下部部分，第三传输门口根据时钟信号被互补地控制到第一传输门极，并且第四传输门口被互补地控制根据使能时钟信号到第二传输门。

3. 发明申请

US20090150845A1 METHOD FOR DRIVING CURRENT OF CELL LIBRARY 审中-公开
标题翻译：用于驱动电流库的电流的方法
公开(公告)号：US20090150845A1
公开(公告)日：2009-06-11
申请号：US12326897
申请日：2008-12-03
申请人： Woo-Hyun Park
发明人： Woo-Hyun Park
IPC分类号： G06F17/50 , H02J1/00
CPC分类号： G06F17/5022 , G06F17/5036
摘要： Embodiments relate to a cell library for an application specific integrated circuit (ASIC). Embodiments relate to a method for defining current drive capacity of a cell library, which may define an amount of various kinds of drive current in a single pin and driving current in the cell library. According to embodiments, a method may include defining a current drive capacity for the cell library, receiving a timing arc selected by an external control switch, checking a current drive level defined in the input timing arc, searching for an index table defined in the checked current drive level, and driving a current written on the searched index table.
摘要翻译：实施例涉及用于专用集成电路（ASIC）的单元库。实施例涉及用于定义单元库的当前驱动能力的方法，其可以定义单个引脚中的各种驱动电流的量以及在单元库中驱动电流。根据实施例，一种方法可以包括定义电池库的当前驱动器容量，接收由外部控制开关选择的定时电弧，检查在输入定时弧中定义的当前驱动电平，搜索检查中定义的索引表当前驱动器电平，并驱动写在搜索到的索引表上的电流。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式