专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07584443B1 Clock domain conflict analysis for timing graphs 有权
标题翻译：定时图时钟域冲突分析
公开(公告)号：US07584443B1
公开(公告)日：2009-09-01
申请号：US11683388
申请日：2007-03-07
申请人： Jason Govig , David Karchmer , William Buckner Davis
发明人： Jason Govig , David Karchmer , William Buckner Davis
IPC分类号： G06F17/50
CPC分类号： G06F17/5077 , G06F17/5031 , G06F2217/62
摘要： The present invention is directed to clock domain conflict analysis of a timing graph that features, dissociating clock domains of one or more of a path having conflicting clock domains while preserving the original clock domain relationship of the edges in the path. To that end, the method includes generating a timing graph having a source instance, a destination instance and a plurality of edges defining a plurality of signal paths between the source instance and the destination instance. A plurality of clock domains is corresponded to the timing graph, with a subset of the plurality of edges being associated with more than one clock domain. From the subset, conflicting clock domains associated with a common edge are identified. In response to identification of the conflict, one of the clock domains is dissociated from one of the edges of the subset.
摘要翻译：本发明涉及定时图的时钟域冲突分析，该时序图具有解离具有冲突时钟域的路径中的一个或多个的时钟域，同时保持路径中的边缘的原始时钟域关系。为此，该方法包括生成具有源实例，目的地实例和定义源实例与目的实例之间的多个信号路径的多个边的定时图。多个时钟域对应于定时图，多个边缘的子集与多于一个时钟域相关联。从子集中，识别与公共边缘相关联的冲突时钟域。响应于冲突的识别，其中一个时钟域与该子集的一个边缘分离。

IPRDB

热门服务

关于我们

友情链接

联系方式