专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5579394A Clear channel interface module and method therefor 失效
标题翻译：清除通道接口模块及其方法
公开(公告)号：US5579394A
公开(公告)日：1996-11-26
申请号：US301386
申请日：1994-09-06
申请人： William B. Waldron, Jr. , Terrel W. Sandberg , Paul R. Kennedy
发明人： William B. Waldron, Jr. , Terrel W. Sandberg , Paul R. Kennedy
IPC分类号： H04K1/00 , H04N9/12
CPC分类号： H04K1/00
摘要： A communication system (10) includes a channel (18) that conveys both clear and secure communications and a channel (12) that does not convey clear communications. An interface module (24) resides between these two channels. When a call is attempted through the two channels (12, 18), the module (24) plays a plain-text, audio voice message (54) into the clear side of the call. The message (54) instructs a human operator to take appropriate actions to cause an initiate security setup (ISS) signal (56) to be generated by a secure terminal (28). This message (54) is continuously repeated until the ISS signal (56) is detected at the module (24). The ISS signal (56) includes predetermined frequency components which are notched out of the message (54) so that the ISS signal (56) may be reliably detected at the module (24).
摘要翻译：通信系统（10）包括传送清除和安全通信的信道（18）和不传送清楚通信的信道（12）。接口模块（24）位于这两个通道之间。当通过两个通道（12,18）尝试呼叫时，模块（24）在呼叫的清晰侧播放纯文本音频语音消息（54）。消息（54）指示操作者采取适当的动作以使安全终端（28）产生启动安全设置（ISS）信号（56）。直到在模块（24）处检测到ISS信号（56），才持续重复该消息（54）。 ISS信号（56）包括从消息（54）中切出的预定频率分量，使得在模块（24）处可以可靠地检测ISS信号（56）。

2. 发明授权

US5245560A Sequence detection method 失效
标题翻译：序列检测方法
公开(公告)号：US5245560A
公开(公告)日：1993-09-14
申请号：US965105
申请日：1992-10-22
申请人： Kathy L. Cunningham , Thomas L. Ballard, III , William B. Waldron, Jr.
发明人： Kathy L. Cunningham , Thomas L. Ballard, III , William B. Waldron, Jr.
IPC分类号： H04J3/06 , H04M11/06
CPC分类号： H04M11/06 , H04J3/0608
摘要： A secure modem (151) sequence detector (101) may be programmed to detect the presence of various predetermined sequences in a bit stream (103). When detecting an escape ("ESC") sequence, the detector performs a fast pre-qualifying test to detect the presence of an ESC sequence. When an ESC sequence is detected, a second validation/placement routine is executed which validates the ESC sequence, and determines the bit position in the ESC sequence where the ESC sequence was detected. The second routine requires only a half-ESC sequence search for validation and placement. The detector may also be programmed to detect a start of message ("SOM") sequence.
摘要翻译：可以对安全调制解调器（151）序列检测器（101）进行编程，以检测比特流（103）中各种预定序列的存在。当检测到逃逸（“ESC”）序列时，检测器执行快速预先鉴定测试以检测ESC序列的存在。当检测到ESC序列时，执行验证ESC序列的第二验证/放置程序，并确定检测到ESC序列的ESC序列中的位位置。第二个例程只需要一半的ESC序列搜索来进行验证和放置。检测器也可以被编程以检测消息的开始（“SOM”）序列。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式