会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Repeater methods for constrained pitch wire buses on integrated circuits
    • 用于集成电路上的限制螺距线总线的中继器方法
    • US06759768B2
    • 2004-07-06
    • US10174835
    • 2002-06-19
    • Thomas Valine
    • Thomas Valine
    • H01B1102
    • H01L23/5222H01L2924/0002H01L2924/00
    • Methods and devices for implementing repeaters in integrated circuit wire buses having a pre-determined wire pitch, such as a minimum wire pitch, are described. In one embodiment, a parameterized bus repeater circuit cell of variable length having a width of three times the wire pitch of the bus to be repeated is described. In another embodiment, a bus repeater circuit block having a plurality of individual bus repeater circuit cells is described. The embodiments of the present invention are readily adaptable to design implementations using computer-aided design tools to provide automated placement and array of the bus repeater circuit cells and bus repeater circuit blocks.
    • 描述了具有预定线距(例如最小导线间距)的集成电路线总线中实现中继器的方法和装置。 在一个实施例中,描述了具有三倍于要重复的总线的线间距的可变长度的参数化总线中继器电路单元。 在另一个实施例中,描述了具有多个单独总线中继器电路单元的总线中继器电路块。 本发明的实施例易于适应于使用计算机辅助设计工具的设计实现,以提供总线中继器电路单元和总线中继器电路块的自动放置和阵列。