会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • PORTABLE STORAGE DEVICE
    • 便携式存储设备
    • US20070127223A1
    • 2007-06-07
    • US11563860
    • 2006-11-28
    • Takeshi Mitsuhashi
    • Takeshi Mitsuhashi
    • H05K5/00
    • G06K19/07743G06K19/07732G06K19/07735H05K5/0278
    • A portable storage device that is connected to an external device to receive and output a signal, has a cover case that has an opening in a front surface thereof and a slit penetrating a wall thereof, a potential of the inner surface of the cover case being kept at the ground potential by connecting to the external device; a circuit board held in said cover case; a connector terminal for connection to said external device that is connected to a front part of said circuit board and disposed to be exposed through the opening of said cover case; a semiconductor memory for storing data that is mounted on said circuit board and connected to said connector terminal; and a controller mounted on said circuit board for controlling said semiconductor memory.
    • 一种连接到外部装置以接收和输出信号的便携式存储装置,具有在其前表面上具有开口的盖壳和穿过其壁的狭缝,所述盖壳的内表面的电位为 通过连接到外部设备保持在地电位; 保持在所述盖壳中的电路板; 用于连接到所述外部设备的连接器端子,所述连接器端子连接到所述电路板的前部并设置成通过所述盖壳的开口暴露; 半导体存储器,用于存储安装在所述电路板上并连接到所述连接器端子的数据; 以及安装在所述电路板上用于控制所述半导体存储器的控制器。
    • 2. 发明授权
    • Method and device for synchronization control
    • 用于同步控制的方法和装置
    • US06326747B1
    • 2001-12-04
    • US09464890
    • 1999-12-16
    • Noriyuki ShibaKeiichi FukushimaTakeshi MitsuhashiIkuo Kotani
    • Noriyuki ShibaKeiichi FukushimaTakeshi MitsuhashiIkuo Kotani
    • H02P552
    • H02P5/56
    • A synchronization control device and a synchronization control method are provided in which it includes controllers Am and As1 of a master section and a slave section for accurately synchronizing rotational frequency and rotation phases of driving electric motors Mm and Ms1. The controller As1 includes rotational frequency detectors Ss1, Fs1, a master phase counter Cm1, and a slave phase counter Cs1, and detects at all times both of a rotational frequency and a rotation phase of the electric motors Mm of the master based upon an output of the rotary encoder Pm, and further detects at all times both of a rotational frequency and a rotation phase of the electric motor Ms1 of the slave. A phase deviation calculator Hs1 is provided to calculate synchronization phase deviation at all times, and when a switch RYs1 is actuated, it corrects an output of the rotational frequency detection means Ss1 based upon the phase deviation and matches origins of the electric motors of the master section and the slave section to shift the operation to synchronization control.
    • 提供了一种同步控制装置和同步控制方法,其包括用于准确地同步驱动电动机Mm和Ms1的旋转频率和旋转相位的主控部分的控制器Am和As1和从属部分。 控制器As1包括旋转频率检测器Ss1,Fs1,主相位计数器Cm1和从相位计数器Cs1,并且基于输出端检测主机的电动机Mm的转动频率和旋转相位两者 并进一步检测从动装置的电动马达Ms1的旋转频率和旋转相位。 提供相位偏差计算器Hs1来一直计算同步相位偏差,并且当开关RYs1被致动时,它基于相位偏差来校正旋转频率检测装置Ss1的输出,并匹配主装置的电动机的起点 部分和从部分将操作转移到同步控制。
    • 3. 发明申请
    • Semiconductor device in which semiconductor chip is mounted on lead frame
    • 其中半导体芯片安装在引线框架上的半导体器件
    • US20060006508A1
    • 2006-01-12
    • US11172943
    • 2005-07-05
    • Takeshi Mitsuhashi
    • Takeshi Mitsuhashi
    • H01L23/495H01L21/44
    • H01L23/49575H01L23/4951H01L24/48H01L24/49H01L2224/32245H01L2224/48091H01L2224/48247H01L2224/4826H01L2224/49175H01L2224/73215H01L2224/73265H01L2924/00014H01L2924/01078H01L2924/1532H01L2924/00H01L2224/45099H01L2224/45015H01L2924/207
    • A semiconductor device including a lead frame having a plurality of inner leads having end portions and a plurality of outer leads integrated with the inner leads, the inner leads having first surfaces and second surfaces which are opposite to the first surfaces, first plating provided at the end portions of the first surfaces of the inner leads, second plating provided on the second surfaces of the inner leads, a first semiconductor chip mounted on the second surfaces of the inner leads by means of an intervening first adhesion member, a plurality of first bonding pads arranged on the first semiconductor chip, a plurality of first bonding wires connecting the first bonding pads to one of the first plating and second plating, a second semiconductor chip mounted on the first semiconductor chip by means of an intervening second adhesion member, a plurality of second bonding pads arranged on the second semiconductor chip, a plurality of bonding wires connecting the second bonding pads to the other of the first plating and second plating, and a package encapsulating the inner leads, the first and second semiconductor chips, and the first and second bonding wires.
    • 一种半导体器件,包括具有多个具有端部的内部引线和与所述内部引线成一体的多个外部引线的引线框架,所述内部引线具有与所述第一表面相对的第一表面和第二表面, 内引线的第一表面的端部,设置在内引线的第二表面上的第二镀层,通过中间的第一粘合构件安装在内引线的第二表面上的第一半导体芯片,多个第一接合 布置在第一半导体芯片上的焊盘,将第一接合焊盘连接到第一电镀和第二电镀之一的多个第一接合线,通过中间第二粘合构件安装在第一半导体芯片上的第二半导体芯片,多个 布置在所述第二半导体芯片上的第二接合焊盘,连接所述第二接合焊盘的多个接合线 第一电镀和第二电镀中的另一个以及封装内部引线,第一和第二半导体芯片以及第一和第二接合线的封装。
    • 4. 发明授权
    • Semiconductor memory device
    • 半导体存储器件
    • US08670243B2
    • 2014-03-11
    • US13046896
    • 2011-03-14
    • Takeshi MitsuhashiHirofumi Katami
    • Takeshi MitsuhashiHirofumi Katami
    • H05K1/00
    • H05K7/06H05K1/117H05K1/181H05K7/2039H05K2201/10159H05K2201/10189
    • According to one embodiment, semiconductor memory device is capable of operating at a first mode and a second mode which is higher in speed than the first mode. The semiconductor memory device comprising: a semiconductor memory; a controller which controls the semiconductor memory; a connector which is provided with terminals for sending and receiving data to and from an external device; and a substrate on which the semiconductor memory, the controller, and the connector are mounted, the substrate comprising a plurality of wiring layers. The controller and the connector are mounted on an identical surface of the substrate. The substrate comprises a wiring which connects a mounting pad for the terminal for data transfer at the second mode of the connector and a mounting pad for a pin for data transfer at the second mode of the controller to each other on the wiring layer on a mounting surface for the connector and the controller.
    • 根据一个实施例,半导体存储器件能够以比第一模式高的第一模式和第二模式操作。 所述半导体存储器件包括:半导体存储器; 控制半导体存储器的控制器; 连接器,其设置有用于向外部设备发送数据和从外部设备接收数据的终端; 以及其上安装有半导体存储器,控制器和连接器的衬底,所述衬底包括多个布线层。 控制器和连接器安装在基板的相同表面上。 基板包括布线,其将用于连接器的第二模式的用于数据传送的端子的安装焊盘和用于在控制器的第二模式下的数据传输的引脚的安装焊盘彼此连接在布线层上的布线 连接器和控制器的表面。
    • 5. 发明申请
    • SEMICONDUCTOR MEMORY DEVICE
    • 半导体存储器件
    • US20110228467A1
    • 2011-09-22
    • US13046896
    • 2011-03-14
    • Takeshi MITSUHASHIHirofumi Katami
    • Takeshi MITSUHASHIHirofumi Katami
    • G06F1/16
    • H05K7/06H05K1/117H05K1/181H05K7/2039H05K2201/10159H05K2201/10189
    • According to one embodiment, semiconductor memory device is capable of operating at a first mode and a second mode which is higher in speed than the first mode. The semiconductor memory device comprising: a semiconductor memory; a controller which controls the semiconductor memory; a connector which is provided with terminals for sending and receiving data to and from an external device; and a substrate on which the semiconductor memory, the controller, and the connector are mounted, the substrate comprising a plurality of wiring layers. The controller and the connector are mounted on an identical surface of the substrate. The substrate comprises a wiring which connects a mounting pad for the terminal for data transfer at the second mode of the connector and a mounting pad for a pin for data transfer at the second mode of the controller to each other on the wiring layer on a mounting surface for the connector and the controller.
    • 根据一个实施例,半导体存储器件能够以比第一模式高的第一模式和第二模式操作。 所述半导体存储器件包括:半导体存储器; 控制半导体存储器的控制器; 连接器,其设置有用于向外部设备发送数据和从外部设备接收数据的终端; 以及其上安装有半导体存储器,控制器和连接器的衬底,所述衬底包括多个布线层。 控制器和连接器安装在基板的相同表面上。 基板包括布线,其将用于连接器的第二模式的用于数据传输的端子的安装焊盘和用于在控制器的第二模式下的数据传输的引脚的安装焊盘彼此连接在布线层上的布线 连接器和控制器的表面。
    • 6. 再颁专利
    • Method and device for synchronization control
    • 用于同步控制的方法和装置
    • USRE40165E1
    • 2008-03-25
    • US10723962
    • 2003-11-26
    • Noriyuki ShibaKeiichi FukushimaTakeshi MitsuhashiIkuo Kotani
    • Noriyuki ShibaKeiichi FukushimaTakeshi MitsuhashiIkuo Kotani
    • H02P5/52
    • H02P5/56
    • A synchronization control device and a synchronization control method are provided in which it includes controllers Am and As1 of a master section and a slave section for accurately synchronizing rotational frequency and rotation phases of driving electric motors Mm and Ms1. The controller As1 includes rotational frequency detectors Ss1, Fs1, a master phase counter Cm1, and a slave phase counter Cs1, and detects at all times both of a rotational frequency and a rotation phase of the electric motors Mm of the master based upon an output of the rotary encoder Pm, and further detects at all times both of a rotational frequency and a rotation phase of the electric motor Ms1 of the slave. A phase deviation calculator Hs1 is provided to calculate synchronization phase deviation at all times, and when a switch RYs1 is actuated, it corrects an output of the rotational frequency detection means Ss1 based upon the phase deviation and matches origins of the electric motors of the master section and the slave section to shift the operation to synchronization control.
    • 提供了一种同步控制装置和同步控制方法,其中包括用于精确地同步驱动电动机Mm和Ms1的旋转频率和旋转相位的主机部分和从机部分的控制器Am和As 1。控制器As 1包括 旋转频率检测器Ss1,Fs1,主相位计数器Cm1和从相位计数器Cs1,并且基于输出端检测主机的电动机Mm的转速和旋转相位两者 并进一步检测从动装置的电动马达Ms1的旋转频率和旋转相位两者。 提供相位偏差计算器Hs1来一直计算同步相位偏差,并且当开关RYs 1被致动时,它基于相位偏差来校正旋转频率检测装置Ss1的输出,并匹配电动机的起始 主部分和从部分将操作转移到同步控制。