会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Inverse level shift circuit
    • 反电平移位电路
    • US08779830B2
    • 2014-07-15
    • US13802576
    • 2013-03-13
    • Takaki NakashimaMotoki ImanishiKenji Sakai
    • Takaki NakashimaMotoki ImanishiKenji Sakai
    • H03L5/00
    • H03K17/063H03K2217/0063
    • A voltage conversion mask signal generation circuit generates a first main signal and a first mask signal by converting an output signal of the first transistor to a low-side voltage, and generating a second main signal and a second mask signal by converting an output signal of the second transistor to a low-side voltage. A mask signal generation circuit generating a third mask signal with higher sensitivity than the first and second mask signals with respect to a fluctuation in the high-side reference potential. A mask logical circuit generating a fourth mask signal by performing a AND operation between the first mask signal and the second mask signal, and masking the first and second main signals with the third and fourth mask signals; and a SR flip flop circuit generating the output signal from the masked first and second main signals.
    • 电压转换掩模信号产生电路通过将第一晶体管的输出信号转换为低侧电压来产生第一主信号和第一屏蔽信号,并且通过将第一主信号和第二屏蔽信号的输出信号 第二晶体管为低端电压。 掩模信号生成电路相对于高侧基准电位的波动产生比第一和第二掩模信号高的灵敏度的第三掩模信号。 一种掩模逻辑电路,通过在第一屏蔽信号和第二屏蔽信号之间执行“与”运算,并用第三和第四屏蔽信号屏蔽第一和第二主信号来产生第四屏蔽信号; 以及SR触发器电路,从被掩蔽的第一和第二主信号产生输出信号。
    • 2. 发明申请
    • INVERSE LEVEL SHIFT CIRCUIT
    • 反相电平转换电路
    • US20140062571A1
    • 2014-03-06
    • US13802576
    • 2013-03-13
    • Takaki NAKASHIMAMotoki IMANISHIKenji SAKAI
    • Takaki NAKASHIMAMotoki IMANISHIKenji SAKAI
    • H03K17/06
    • H03K17/063H03K2217/0063
    • A voltage conversion mask signal generation circuit generates a first main signal and a first mask signal by converting an output signal of the first transistor to a low-side voltage, and generating a second main signal and a second mask signal by converting an output signal of the second transistor to a low-side voltage. A mask signal generation circuit generating a third mask signal with higher sensitivity than the first and second mask signals with respect to a fluctuation in the high-side reference potential. A mask logical circuit generating a fourth mask signal by performing a AND operation between the first mask signal and the second mask signal, and masking the first and second main signals with the third and fourth mask signals; and a SR flip flop circuit generating the output signal from the masked first and second main signals.
    • 电压转换掩模信号产生电路通过将第一晶体管的输出信号转换为低侧电压来产生第一主信号和第一屏蔽信号,并且通过将第一主信号和第二屏蔽信号的输出信号 第二晶体管为低端电压。 掩模信号生成电路相对于高侧基准电位的波动产生比第一和第二掩模信号高的灵敏度的第三掩模信号。 一种掩模逻辑电路,通过在第一屏蔽信号和第二屏蔽信号之间执行“与”运算,并用第三和第四屏蔽信号屏蔽第一和第二主信号来产生第四屏蔽信号; 以及SR触发器电路,从被掩蔽的第一和第二主信号产生输出信号。