会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Mechanism to reduce lookup latency in a pipelined hardware implementation of a trie-based IP lookup algorithm
    • 减少基于Trie的IP查找算法的流水线硬件实现中的查找延迟的机制
    • US07924839B2
    • 2011-04-12
    • US10313395
    • 2002-12-06
    • Suresh RajgopalLun Bin HuangNicholas Julian Richardson
    • Suresh RajgopalLun Bin HuangNicholas Julian Richardson
    • H04L12/28
    • G06F17/30985
    • A series of hardware pipeline units each processing a stride during prefix search operations on a multi-bit trie includes, within at least one pipeline unit other than the last pipeline unit, a mechanism for retiring search results from the respective pipeline unit rather than passing the search results through the remaining pipeline units. Early retirement may be triggered by either the absence of subsequent strides to be processed or completion (a miss or end node match) of the search, together with an absence of active search operations in subsequent pipeline units. The early retirement mechanism may be included in those pipeline units corresponding to a last stride for a maximum prefix length shorter than the pipeline (e.g., 20 or 32 bits rather than 64 bits), in pipeline units selected on some other basis, or in every pipeline unit. Worst-case and/or average latency for prefix search operations is reduced.
    • 在多位特务的前缀搜索操作期间,每个处理步幅的一系列硬件流水线单元包括在除了最后一个流水线单元之外的至少一个流水线单元内,用于从相应流水线单元退出搜索结果的机制, 搜索结果通过剩余的管道单位。 提前退休可能是由于缺少要处理或完成的后续步骤(遗漏或结束节点匹配)的搜索,以及后续流水线单元中没有主动搜索操作可能触发。 早期退休机制可以被包括在对应于最后一步的流水线单元中,其最大前缀长度短于流水线(例如,20位或32位,而不是64位),以某种其他方式选择的流水线单元 管道单元。 前缀搜索操作的最差情况和/或平均延迟减少。
    • 8. 发明授权
    • Early power estimation tool for high performance electronic system design
    • 用于高性能电子系统设计的早期功率估计工具
    • US06363515B1
    • 2002-03-26
    • US09000588
    • 1997-12-30
    • Suresh RajgopalRakesh J. PatelSurujeen Singh
    • Suresh RajgopalRakesh J. PatelSurujeen Singh
    • G06F1750
    • G06F17/5022G06F2217/78
    • A power estimation tool allows the designer to estimate power usage, at the RTL stage for example, of a high performance electronic system design using available information. This enables power estimation before the circuit schematics are created and early enough for power dissipation to be included in the design optimization. The estimation tool, operable at the RTL level, may provide estimates of power usage of functional blocks and the overall system. The tool can take an HDL description of the proposed design and partition that description into a format which can be analyzed for power usage in an automated fashion. The estimated power use can also be modified to account for different circuit design techniques such domino versus static designs and to account for capacitance and layout considerations. In addition, an empirical estimator for clock and data buffer power usage allows these elements to be accounted for before their design is completed. The tool uses a power model library of prior designs to efficiently estimate power dissipation of subsequent designs.
    • 功率估计工具允许设计者在使用可用信息的高性能电子系统设计的RTL阶段估计功率使用。 这在电路原理图创建之前实现了功率估计,并且足够早于功耗被包括在设计优化中。 可在RTL级别操作的估计工具可以提供对功能块和整个系统的功率使用的估计。 该工具可以对所提出的设计进行HDL描述,并将该描述分割成可以以自动方式分析功率使用的格式。 估计的功率使用也可以被修改以考虑不同的电路设计技术,例如多米诺骨牌与静态设计,并考虑到电容和布局考虑。 此外,用于时钟和数据缓冲器功率使用的经验估计器允许在设计完成之前对这些元件进行考虑。 该工具使用先前设计的功率模型库来有效估计后续设计的功耗。