专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08117280B2 Task computing 有权
标题翻译：任务计算
公开(公告)号：US08117280B2
公开(公告)日：2012-02-14
申请号：US11512405
申请日：2006-08-30
申请人： Ryusuke Masuouka , Yannis Labrou , Zhexuan Song , Sung Youn Lee
发明人： Ryusuke Masuouka , Yannis Labrou , Zhexuan Song , Sung Youn Lee
IPC分类号： H24L29/06 , H24L29/08
CPC分类号： G06F9/5038
摘要： An apparatus provides computing sources of functionality, each computing source of functionality presents a service and exists in any computing environment of the apparatus. The apparatus associates a semantic service description (SSD) with the service. The SSD has a semantic description of the service, including a semantic description of a parameter of the service, according to a computer interpretable language, and, as a service grounding, a mapping between the computer interpretable language expressing the SSD and an interface, including an interface parameter, of the service. The apparatus dynamically discovers SSDs as available services through discovery mechanisms, filters the services based upon the semantic description in each SSD associated with each service, generates a user interface to dynamically compose a task based upon selecting the services and the filtering the services to continuously present possible tasks, and generates an executable semantic service workflow description of the composed task.
摘要翻译：一种装置提供功能的计算源，每个计算的功能源呈现服务并且存在于该装置的任何计算环境中。该装置将语义服务描述（SSD）与服务相关联。 SSD具有服务的语义描述，包括根据计算机可解释语言对服务的参数的语义描述，以及作为服务接地，表示SSD的计算机可解释语言与界面之间的映射，包括服务的接口参数。该设备通过发现机制动态地将SSD作为可用服务发现，基于与每个服务相关联的每个SSD中的语义描述来过滤服务，生成用户界面，以基于选择服务并过滤服务以动态地组合任务，以连续呈现可能的任务，并生成组合任务的可执行语义服务工作流描述。

2. 发明授权

US08065336B2 Data semanticizer 有权
标题翻译：数据语义化
公开(公告)号：US08065336B2
公开(公告)日：2011-11-22
申请号：US11014904
申请日：2004-12-20
申请人： Patrick Joseph Armstrong , Nada Hashmi , Sung Youn Lee , Ryusuke Masuoka , Zhexuan Song
发明人： Patrick Joseph Armstrong , Nada Hashmi , Sung Youn Lee , Ryusuke Masuoka , Zhexuan Song
IPC分类号： G06F17/30 , G06F7/00
CPC分类号： G06F17/30734 , G06F17/30731
摘要： A computer-implemented method of defining a set of annotation elements to map a concept to electronic data as input data; generating a mapping rule, according to the set of annotation elements defined and a sample of the input data; mapping the concept to the input data by applying the mapping rule to the input data; and generating a semantic instance of the input data based upon the mapping of the concept to the input data. The set of annotation elements to map the concept to the input data are a selected ontology corresponding to the input data, a selected ontology concept from the selected ontology, a mapping of a word or word phrase in the sample input data to the selected ontology concept from the selected ontology, and a pattern of the mapped word or word phrase relative to a structure of the sample input data.
摘要翻译：一种计算机实现的方法，用于定义一组注释元素以将概念映射为电子数据作为输入数据; 根据定义的注释元素集合和输入数据的样本生成映射规则; 通过将映射规则应用于输入数据，将概念映射到输入数据; 以及基于所述概念与所述输入数据的映射来生成所述输入数据的语义实例。用于将概念映射到输入数据的注释元素集合是对应于输入数据的选定本体，来自所选本体的所选择的本体概念，将样本输入数据中的单词或单词短语映射到所选择的本体概念来自所选择的本体，以及相对于样本输入数据的结构的映射词或词组的模式。

3. 发明授权

US07702715B2 Division arithmatic unit of variable radix 失效
标题翻译：可变基数的分数对数单位
公开(公告)号：US07702715B2
公开(公告)日：2010-04-20
申请号：US11322210
申请日：2005-12-30
申请人： Sung Youn Lee
发明人： Sung Youn Lee
IPC分类号： G06F7/52
CPC分类号： G06F7/535 , G06F2207/5352
摘要： A variable radix divider uses dividend, divisor and quotient as division operators and includes an adder/subtractor having inputs of the dividend and the divisor. The divider further includes a first and second quotient/radix generator having inputs of the dividend and the divisor, a first multiplexer having input of the output from the first quotient/radix generator, and a second multiplexer having input of the output from the second quotient/radix generator. The first and second generators each includes a prediction adder/subtractor having inputs of bits in prediction range of the dividend and bits in prediction range of the divisor, a radix generator, and a quotient generator. The radix generator and the quotient generator have input of the output of the prediction adder/subtractor. The divider iterates a recursive cycle operation until the division operation through a feedback path to the dividend is completed. The first and second multiplexer have input of the output of the adder/subtractor and determine in advance which one is to be the quotient and which one is to be the radix with respect to potential scenarios during the adder/subtractor is in operation.
摘要翻译：可变分数除法器使用除数和除数作为除法运算符，并且包括具有分红和除数的输入的加法器/减法器。所述分频器还包括具有所述除数和除数的输入的第一和第二商/基阵发生器，具有来自所述第一商/基阵发生器的输出的第一多路复用器，以及第二多路复用器，其具有来自所述第二商的输出 /基数发生器。第一和第二发生器各自包括预测加法器/减法器，其具有在除数的预测范围中的位的输入和除数的预测范围中的位，基数发生器和商发生器。基数发生器和商发生器具有预测加法器/减法器的输出的输入。除法器迭代递归循环操作，直到通过反馈路径到除数的除法完成。第一和第二多路复用器具有对加法器/减法器的输出的输入，并且在加法器/减法器正在运行期间，预先确定哪一个是商，哪一个是相对于潜在情景的基数。

4. 发明授权

US07549133B2 System and method for qualifying a logic cell library 失效
标题翻译：用于限定逻辑单元库的系统和方法
公开(公告)号：US07549133B2
公开(公告)日：2009-06-16
申请号：US11645527
申请日：2006-12-27
申请人： Sung Youn Lee , Yong Chul Jeon
发明人： Sung Youn Lee , Yong Chul Jeon
IPC分类号： G06F17/50
CPC分类号： G06F17/505 , G06F17/5068
摘要： A system and a method for qualifying a logic cell library storing process parameters and properties of a specific semiconductor FAB when the logic cell library is newly developed or modified is provided. The system for qualifying a logic cell library which qualifies a new library and a modified library, includes a format transformer for transforming formats of the new library and the modified library into formats suitable for a predetermined qualifier, a sample generator for creating a qualification cell sample capable of qualifying all cells by using cells of the new or modified library having a transformed format, a cell matching tool for performing a one-to-one cell comparison between cells of the new library and cells of an existing library, a function qualifier for determining whether or not a right value is output with respect to an input value in order to qualify a cell function of the new or modified library, a processing rate qualifier for measuring a time required from signal input to signal output in order to qualify a cell processing rate of the new or modified library, a power consumption qualifier for measuring power consumed during a process of a cell of the new or modified library, and an inter-qualifier for determining whether or not logical design information and physical design information of the new or modified library suitably corresponds to each other.
摘要翻译：提供了当新开发或修改逻辑单元库时，用于限定存储特定半导体FAB的处理参数和属性的逻辑单元库的系统和方法。用于限定符合新库和修改库的逻辑单元库的系统包括用于将新库和修改库的格式转换为适合于预定限定符的格式的格式变换器，用于创建限定单元样本的样本生成器能够通过使用具有变换格式的新的或修改的库的单元来限定所有单元格，用于在新库的单元和现有库的单元之间执行一对一单元比较的单元匹配工具，用于确定相对于输入值是否输出正确值以便限定新的或修改的库的单元功能，用于测量从信号输入到信号输出所需的时间的处理速率限定符，以便限定单元新的或修改的库的处理速率，用于测量新的或修改的单元的处理期间消耗的功率的功率消耗限定符以及用于确定新的或修改的库的逻辑设计信息和物理设计信息是否适当地彼此对应的限定符。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式