会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Method and system for WCDMA power amplifier closed loop power control
    • WCDMA功率放大器闭环功率控制方法与系统
    • US08135430B2
    • 2012-03-13
    • US12325771
    • 2008-12-01
    • Sofoklis Plevridis
    • Sofoklis Plevridis
    • H04B7/00
    • H03G3/3047H04B2001/0416H04W52/52
    • Methods and systems for WCDMA power amplifier closed loop power control are disclosed and may include determining a magnitude of an output RF signal generated by a power amplifier (PA), and configuring a gain of a PGA coupled to an input of the PA via closed-loop feedback to maintain a desired magnitude of the output RF signal. The closed-loop feedback architecture may include a slot-based and/or a real time-based control. A signal proportional to the output signal may be generated by an envelope detector. The signal generated by the envelope detector may be utilized to generate a root-mean-squared (RMS) value. The gain of the PGA may be configured by comparing the RMS value to a desired magnitude of the output signal over a time slot and/or utilizing a real time error signal generated by subtracting the signal proportional to the magnitude of the output signal from a desired magnitude.
    • 公开了用于WCDMA功率放大器闭环功率控制的方法和系统,并且可以包括确定由功率放大器(PA)产生的输出RF信号的幅度,以及通过闭环功率来配置耦合到PA的输入的PGA的增益, 环路反馈以保持输出RF信号的期望幅度。 闭环反馈架构可以包括基于时隙的和/或基于实时的控制。 与输出信号成比例的信号可以由包络检测器产生。 由包络检测器产生的信号可用于产生均方根(RMS)值。 PGA的增益可以通过将RMS值与时隙上的输出信号的期望幅度进行比较和/或利用通过从期望的信号中减去与输出信号的幅度成比例的信号而产生的实时误差信号来配置 大小。
    • 4. 发明授权
    • WCDMA transmit architecture
    • WCDMA传输架构
    • US07953377B2
    • 2011-05-31
    • US12119066
    • 2008-05-12
    • Theodoros GeorgantasKonstantinos D. VavelidisSofoklis PlevridisBabis (Charalampos) KapnistisSpyridon Kavadias
    • Theodoros GeorgantasKonstantinos D. VavelidisSofoklis PlevridisBabis (Charalampos) KapnistisSpyridon Kavadias
    • H04B1/02
    • H03G3/3042
    • Wideband-Code Division Multiple Access (W-CDMA) transmit architecture. A baseband digital processing module operates cooperatively with an analog signal processing module to effectuate highly adjustable and highly accurate gain adjustment in accordance with transmitter processing within a communication device. The gain adjustment and/or gain control is partitioned between the digital and analog domains by employing two cooperatively operating digital and analog modules, respectively. Gain adjustment in the analog domain is performed in a relatively more coarse fashion that in the digital domain. If desired, gain adjustment in each of the analog and digital domains is performed across a range of discrete steps. The discrete steps in the analog domain are larger than the discrete steps in the digital domain. Also, the discrete steps in the digital domain may be interposed between two successive discrete steps in the analog domain.
    • 宽带码分多址(W-CDMA)传输架构。 基带数字处理模块与模拟信号处理模块协同工作,以根据通信设备内的发射机处理实现高度可调节和高度准确的增益调整。 增益调节和/或增益控制通过分别使用两个协同操作的数字和模拟模块在数字和模拟域之间进行分区。 模拟域中的增益调整以数字域中相对较粗略的方式执行。 如果需要,在每个模拟和数字域中的增益调整在一系列离散步骤中执行。 模拟域中的离散步长大于数字域中的离散步长。 此外,数字域中的离散步骤可以插入在模拟域中的两个连续离散步骤之间。
    • 5. 发明授权
    • Enhanced polar modulator for transmitter
    • 用于发射机的增强极化调制器
    • US07750750B2
    • 2010-07-06
    • US12115068
    • 2008-05-05
    • Sofoklis PlevridisTheodoros GeorgantasKonstantinos D. Vavelidis
    • Sofoklis PlevridisTheodoros GeorgantasKonstantinos D. Vavelidis
    • H03C3/00
    • H03C5/00H03C3/0925H03C3/0933H03C3/0941H03C3/0958
    • Enhanced polar modulator for transmitter. Within a phase locked loop (PLL), a two point modulation topology is employed in which phase information passes through a limiter (e.g., a +90° or +re/2) in which the phase information dynamic range is divide by a factor (e.g., by 2) and a maximum frequency deviation is also divided by a factor (e.g., by 2). Then, a double balanced up-converter mixer/modulator is implemented to perform gain adjustment (e.g., magnitude and/or amplitude adjustment) and phase changes of 0° and +180° or 0 and +re (e.g., negative gains values may be employed). Phase adjustment in such an architecture is split and provided to both the PLL and to the mixer/modulator of such a polar modulator within a transmitter module such as may be implemented within a communication device (e.g., which may be a wireless communication device). This architecture that includes a PLL with a double balanced up-converter mixer/modulator suppresses even harmonics.
    • 用于发射机的增强极化调制器。 在锁相环(PLL)中,使用两点调制拓扑,其中相位信息通过限制器(例如,+ 90°或+ re / 2),其中相位信息动态范围除以因子 例如,通过2)和最大频率偏差也除以因子(例如,2)。 然后,实现双平衡上变频混频器/调制器来执行增益调整(例如,幅度和/或幅度调整)以及0°和+ 180°或0和+ re的相位变化(例如,负增益值可以是 就业)。 这种架构中的相位调整被分离并提供给发射机模块内的PLL和这种极性调制器的混频器/调制器,例如可以在通信设备(例如,其可以是无线通信设备)内实现。 这种包括具有双平衡上变频混频器/调制器的PLL的架构抑制了偶次谐波。
    • 8. 发明授权
    • Polar feedback architecture
    • 极地反馈架构
    • US08493158B2
    • 2013-07-23
    • US12843445
    • 2010-07-26
    • Sofoklis Plevridis
    • Sofoklis Plevridis
    • H03C3/00
    • H03C5/00
    • Polar feedback architecture. A polar modulator, as may be implemented within a transmitter module, of a communication device includes feedback. This feedback involves monitoring of phase information and magnitude/amplitude information of an output signal generated by the polar modulator. The output signal can be a radio frequency (RF) signal such as may be transmitted via a communication channel within a communication system. A baseband processing module processes the monitored phase information and magnitude/amplitude information to perform adjustment of a phase modulator and/or other components within the polar modulator.
    • 极地反馈架构。 可以在发射机模块内实现的通信设备的极性调制器包括反馈。 该反馈涉及监视由极性调制器产生的输出信号的相位信息和幅度/振幅信息。 输出信号可以是诸如可以经由通信系统内的通信信道发送的射频(RF)信号。 基带处理模块处理所监视的相位信息和幅度/振幅信息,以执行极化调制器内的相位调制器和/或其它分量的调整。
    • 9. 发明申请
    • Enhanced polar modulator for transmitter
    • 用于发射机的增强极化调制器
    • US20120161892A1
    • 2012-06-28
    • US13412519
    • 2012-03-05
    • Sofoklis PlevridisTheodoros GeorgantasKonstantinos D. Vavelidis
    • Sofoklis PlevridisTheodoros GeorgantasKonstantinos D. Vavelidis
    • H04L27/32
    • H03C5/00H03C3/0925H03C3/0933H03C3/0941H03C3/0958
    • Enhanced polar modulator for transmitter. Within a phase locked loop (PLL), two point modulation topology is employed in which phase information passes through a limiter (e.g., a ±90° or ±π/2), the phase information dynamic range is divided by a factor (e.g., by 2), and a maximum frequency deviation is also divided by a factor (e.g., by 2). Then, a double balanced up-converter mixer/modulator performs gain adjustment (e.g., magnitude and/or amplitude adjustment) and phase changes of 0° and +180° or 0 and +π (e.g., negative gains values may be employed). Phase adjustment in such an architecture is split and provided to both the PLL and to the mixer/modulator of such a polar modulator within a transmitter module such as may be implemented within a communication device (e.g., which may be a wireless communication device). This architecture that includes a PLL with a double balanced up-converter mixer/modulator suppresses even harmonics.
    • 用于发射机的增强极化调制器。 在锁相环(PLL)中,使用两点调制拓扑,其中相位信息通过限幅器(例如±90°或±&pgr / / 2),相位信息动态范围除以因子(例如 ,2),并且最大频率偏差也除以因子(例如,2)。 然后,双平衡升压转换器混频器/调制器执行增益调整(例如,幅度和/或幅度调整)以及0°和+ 180°或0°和+&pgr的相位变化。 (例如,可以采用负增益值)。 这种架构中的相位调整被分离并提供给发射机模块内的PLL和这种极性调制器的混频器/调制器,例如可以在通信设备(例如,其可以是无线通信设备)内实现。 这种包括具有双平衡上变频混频器/调制器的PLL的架构抑制了偶次谐波。