专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

JP2011165190A Touch detection method, touch detection device, and touch display apparatus 审中-公开
标题翻译：触摸检测方法，触摸检测装置和触摸显示装置
公开(公告)号：JP2011165190A
公开(公告)日：2011-08-25
申请号：JP2011025310
申请日：2011-02-08
申请人： Renei Kagi Kofun Yugenkoshi , 聯詠科技股▲ふん▼有限公司
发明人： HUANG HAO-JAN , LIN CHING-CHUN
IPC分类号： G06F3/041 , G06F3/045
CPC分类号： G06F3/0412
摘要： PROBLEM TO BE SOLVED: To provide a touch display apparatus that is used for detecting a touch event in a flat panel display.
SOLUTION: The flat panel display has: a plurality of source lines; and a plurality of gate lines perpendicular to the plurality of source lines. The touch detection method includes steps of: sequentially detecting waveforms of the plurality of source lines when receiving a plurality of gate line signals so as to generate a plurality of detection results, and when a gate line among a plurality of gate line receives a gate driving signal; and determining a position of one gate line relative to the plurality of gate lines, and a status of the touch event according to the plurality of detection results.
COPYRIGHT: (C)2011,JPO&INPIT
摘要翻译：要解决的问题：提供一种用于检测平板显示器中的触摸事件的触摸显示装置。
解决方案：平板显示器具有：多条源极线; 以及垂直于所述多个源极线的多个栅极线。触摸检测方法包括以下步骤：当接收多个栅极线信号时，顺序地检测多条源极线的波形，以产生多个检测结果，并且当多条栅极线中的栅极线接收栅极驱动信号; 以及确定相对于所述多个栅极线的一个栅极线的位置，以及根据所述多个检测结果的所述触摸事件的状态。版权所有（C）2011，JPO＆INPIT

2. 发明专利

JP2009048154A High transmission rate interface for transmitting both clocks and data 审中-公开
标题翻译：用于发送两个时钟和数据的高传输速率接口
公开(公告)号：JP2009048154A
公开(公告)日：2009-03-05
申请号：JP2007306679
申请日：2007-11-28
申请人： Renei Kagi Kofun Yugenkoshi , 聯詠科技股▲ふん▼有限公司
发明人： HUANG CHUN-YI
IPC分类号： G09G3/36 , G02F1/133 , G09G3/20 , G09G5/00 , G09G5/18 , H04L25/49
CPC分类号： G06F1/12
摘要： PROBLEM TO BE SOLVED: To provide a high transmission rate interface for transmitting both clock and data, which is adapted for an intra-panel liquid crystal display (LCD). SOLUTION: The high transmission rate interface includes: a clock detection circuit adapted for receiving a data stream and detecting a specific data format in the data stream so as to extract clock information from the data stream; and a data extraction circuit coupled to the clock detection circuit and adapted for sampling the data stream according to the clock information and extracting an image data according to sampling results. COPYRIGHT: (C)2009,JPO&INPIT
摘要翻译：要解决的问题：提供适用于面板内液晶显示器（LCD）的用于传输时钟和数据的高传输速率接口。高传输速率接口包括：时钟检测电路，适于接收数据流并检测数据流中的特定数据格式，以从数据流中提取时钟信息; 以及数据提取电路，其耦合到所述时钟检测电路，并且适于根据所述时钟信息对所述数据流进行采样，并且根据抽样结果提取图像数据。版权所有（C）2009，JPO＆INPIT

3. 发明专利

JP2007279731A Method and related device of reducing power consumption of source driver 有权
标题翻译：降低源驱动器功耗的方法及相关装置
公开(公告)号：JP2007279731A
公开(公告)日：2007-10-25
申请号：JP2007097393
申请日：2007-04-03
申请人： Renei Kagi Kofun Yugenkoshi , 聯詠科技股▲ふん▼有限公司
发明人： TSAO WEN-YUAN , CHIN SHOSAN , HAYASHI TETSUTATSU
IPC分类号： G09G3/36 , G02F1/133 , G09G3/20
CPC分类号： G09G3/3688 , G09G2310/027 , G09G2330/021 , H03M1/002 , H03M1/66
摘要： PROBLEM TO BE SOLVED: To provide a method and a device of reducing power consumption of source drivers. SOLUTION: The method includes a stage in which a reference voltage source charges or discharges a loading end of a source driver to a reference voltage having a polarity the same as a polarity of a target voltage and a voltage level near a voltage level of the target voltage, and an output stage of the source driver in which the loading end is charged or discharged to the target voltage. COPYRIGHT: (C)2008,JPO&INPIT
摘要翻译：要解决的问题：提供减少源驱动器的功耗的方法和装置。解决方案：该方法包括一个阶段，其中参考电压源将源极驱动器的负载端充电或放电到具有与目标电压的极性相同的极性的参考电压和接近电压电平的电压电平的目标电压，以及源极驱动器的输出级，其中负载端被充电或放电到目标电压。版权所有（C）2008，JPO＆INPIT

4. 发明专利

JP2007193305A Display system and method for transmitting data signal, control signal, clock signal and setting signal with embedding system 审中-公开
标题翻译：用于发送数据信号的显示系统和方法，控制信号，时钟信号和设置信号与嵌入系统
公开(公告)号：JP2007193305A
公开(公告)日：2007-08-02
申请号：JP2006310560
申请日：2006-11-16
申请人： Renei Kagi Kofun Yugenkoshi , 聯詠科技股▲ふん▼有限公司
发明人： HAYASHI TETSUTATSU
IPC分类号： G09G5/00 , G02F1/133 , G09G3/02 , G09G3/20 , G09G3/36
CPC分类号： G09G3/3685
摘要： PROBLEM TO BE SOLVED: To provide a display system for transmitting a data signal, control signal, clock signal and setting signal via an EDDS interface with an embedding system and a related data transmission system. SOLUTION: The display system includes an output unit which outputs an embedding signal including the data signal, control signal, clock signal and setting signal, a first receiver set including a first decoder which operates based on the first setting signal, data signal, control signal and clock signal and decodes the first embedding signal to generate a corresponding driving signal, a second receiver set including a second decoder which operates based on the second setting signal, data signal, control signal and clock signal and decodes the second embedding signal to generate a corresponding driving signal, and the EDDS interface. COPYRIGHT: (C)2007,JPO&INPIT
摘要翻译：要解决的问题：提供一种用于通过与嵌入系统和相关数据传输系统的EDDS接口发送数据信号，控制信号，时钟信号和设置信号的显示系统。解决方案：显示系统包括输出单元，其输出包括数据信号，控制信号，时钟信号和设置信号的嵌入信号，第一接收机组包括基于第一设置信号操作的第一解码器，数据信号控制信号和时钟信号，对第一嵌入信号进行解码以产生对应的驱动信号，第二接收机组包括基于第二设置信号操作的第二解码器，数据信号，控制信号和时钟信号，并解码第二嵌入信号产生相应的驱动信号和EDDS接口。版权所有（C）2007，JPO＆INPIT

5. 发明专利

JP2007141206A Motion detection circuit and motion detection processing element 有权
标题翻译：运动检测电路和运动检测处理单元
公开(公告)号：JP2007141206A
公开(公告)日：2007-06-07
申请号：JP2006132808
申请日：2006-05-11
申请人： Renei Kagi Kofun Yugenkoshi , 聯詠科技股▲ふん▼有限公司
发明人： YANG HSING-CHIEN
IPC分类号： G06T7/20 , G06T1/20 , H04N19/136 , H04N19/137 , H04N19/196 , H04N19/436 , H04N19/50 , H04N19/51
CPC分类号： H04N5/145 , G06T7/223
摘要： PROBLEM TO BE SOLVED: To provide a motion detection circuit for attaining high-efficiency motion detecting operation, and a motion detection processing element using a plurality of arithmetic circuits so that parallel processing to data requested is executed.
SOLUTION: A latch module in the motion detection circuit has n pieces of m-step shift registers. Each shift register receives current block data and transmits the received current block data to the following step according to a timing. A processing module includes a plurality of processing elements (PE), which are divided into (m+1) groups. The PE of the i-th group receives left search window data and right search window data, and is connected to the input end and output end of the i-th latch step, wherein 0
摘要翻译：要解决的问题：提供一种用于实现高效率运动检测操作的运动检测电路和使用多个运算电路的运动检测处理元件，从而执行对所请求数据的并行处理。
解决方案：运动检测电路中的锁存模块具有n个m阶移位寄存器。每个移位寄存器接收当前块数据，并根据定时将接收到的当前块数据发送到随后的步骤。处理模块包括被分成（m + 1）个组的多个处理元件（PE）。第i组的PE接收左搜索窗口数据和右搜索窗口数据，并连接到第i个锁存步骤的输入端和输出端，其中0

6. 发明专利

JP2007124606A Apparatus for driving display panel and digital-to-analog converter thereof 审中-公开
标题翻译：用于驱动显示面板和数字到模拟转换器的装置
公开(公告)号：JP2007124606A
公开(公告)日：2007-05-17
申请号：JP2006061550
申请日：2006-03-07
申请人： Renei Kagi Kofun Yugenkoshi , 聯詠科技股▲ふん▼有限公司
发明人： YEN CHIH-JEN
IPC分类号： H03M1/68 , G02F1/133 , G09G3/20 , G09G3/36
CPC分类号： H03M1/662 , G09G3/3611 , G09G3/3685 , G09G3/3696 , G09G2310/0289 , H03M1/682 , H03M1/765
摘要： PROBLEM TO BE SOLVED: To reduce a chip mounting area and to thus minimize manufacturing costs by greatly reducing the number of analog voltage lines within a digital-to-analog conversion unit.
SOLUTION: An apparatus for driving a display panel includes a data latch unit, a reference power source, and a digital-to-analog conversion unit. The data latch unit receives and latches an input data stream and N digital latch data are outputted based on a latch result. In such a case, each of the digital latch data has (M+L) bits and all N, M, L are positive integers greater than 0. The reference power source provides 2M+1 coarse analog voltages V(i) of different levels herein, (i) represents an i-th coarse analog voltage and (i) is an integer of 0
摘要翻译：要解决的问题：通过大大减少数模转换单元内的模拟电压线的数量，减少芯片安装面积，从而最大限度地降低制造成本。解决方案：用于驱动显示面板的装置包括数据锁存单元，参考电源和数模转换单元。数据锁存单元接收并锁存输入数据流，并且基于锁存结果输出N个数字锁存数据。在这种情况下，每个数字锁存器数据具有（M + L）位，并且全部N，M，L是大于0的正整数。参考电源提供不同电平的2M + 1个粗模拟电压V（i）这里，（i）表示第i粗的模拟电压，（i）为0

7. 发明专利

JP2007124605A Method and apparatus for calculating cost functions and interpolation method thereof 有权
标题翻译：计算成本函数的方法和装置及其插值方法
公开(公告)号：JP2007124605A
公开(公告)日：2007-05-17
申请号：JP2006048369
申请日：2006-02-24
申请人： Renei Kagi Kofun Yugenkoshi , 聯詠科技股▲分▼有限公司
发明人： HUANG CHAO-TSUNG
IPC分类号： G06T7/20 , H04N19/426 , H04N19/50 , H04N19/503 , H04N19/51 , H04N19/59 , H04N19/80
CPC分类号： H04N5/145 , H04N19/433 , H04N19/523
摘要： PROBLEM TO BE SOLVED: To provide an interpolation method suitable for decimal motion estimation that can reduce the memory bandwidth needed for interpolation filtering. SOLUTION: The interpolation method comprises: a step of dividing a data range needed by an interpolation filtering process into a loaded range and a speculation range; a step of loading data in the loaded range; a step of generating the data in the speculation range based on the data in the loaded range; and a step of using the data range as input data to perform the interpolation filtering process. COPYRIGHT: (C)2007,JPO&INPIT
摘要翻译：要解决的问题：提供适用于可以减少内插滤波所需的存储器带宽的十进制运动估计的插值方法。解决方案：插值方法包括：将插值滤波处理所需的数据范围划分为加载范围和推测范围的步骤; 在加载范围内加载数据的步骤; 基于所述加载范围中的数据生成所述推测范围中的数据的步骤; 以及使用数据范围作为输入数据来执行插值滤波处理的步骤。版权所有（C）2007，JPO＆INPIT

8. 发明专利

JP2006330682A Gate switch apparatus for amorphous silicon lcd 审中-公开
标题翻译：门极开关装置用于非晶硅液晶显示器
公开(公告)号：JP2006330682A
公开(公告)日：2006-12-07
申请号：JP2006036203
申请日：2006-02-14
申请人： Renei Kagi Kofun Yugenkoshi , 聯詠科技股▲ふん▼有限公司
发明人： HSU CHIH-HSIN , TSENG CHING-WU
IPC分类号： G02F1/1368 , G02F1/133 , H01L21/336 , H01L29/786
CPC分类号： G09G3/3677 , G09G2310/0218
摘要： PROBLEM TO BE SOLVED: To provide a gate switch apparatus of LCDs for switching a plurality of sub gate lines through one gate line and for allowing a plurality of sub gate lines to share a gate line according to a driving sequence. SOLUTION: The gate switch apparatus of a-Si LCDs is provided. The gate switch apparatus is suitable for switching a plurality of sub gate lines and disposed in two rim spaces of a display to make a-Si TFT switch with less impedance. According to a switch driving timing, the plurality of sub gate lines are able to share a single gate line, which saves cost and reduces the difficulty in the manufacturing process. COPYRIGHT: (C)2007,JPO&INPIT
摘要翻译：要解决的问题：提供一种用于通过一条栅极线切换多条子栅极线并允许多条子栅极线根据驱动顺序共享栅极线的LCD的栅极开关装置。解决方案：提供a-Si LCD的门极开关装置。门开关装置适于切换多个子栅极线并且设置在显示器的两个边缘空间中，以制造具有较小阻抗的a-Si TFT开关。根据开关驱动定时，多个子门线能够共享单个栅极线，这节省了成本并降低了制造过程中的难度。版权所有（C）2007，JPO＆INPIT

9. 发明专利

JP2005310155A Data transfer method 审中-公开
标题翻译：数据传输方法
公开(公告)号：JP2005310155A
公开(公告)日：2005-11-04
申请号：JP2005122032
申请日：2005-04-20
申请人： Renei Kagi Kofun Yugenkoshi , 聯詠科技股▲ふん▼有限公司
发明人： LI YU-HSUAN , TOU EIKA , LIU YUEH-HSIU
IPC分类号： G06F3/00 , G01R19/00 , G09G3/36 , G09G5/00 , H04L25/49
CPC分类号： H04L25/4917 , G09G3/3611 , G09G5/006 , H04L25/4906
摘要： PROBLEM TO BE SOLVED: To provide a data transfer method for generating another data bit by using a D.C. voltage level for transmitting two data bits.
SOLUTION: Further more data bits are allowed to be transmitted by the same number of data lines by converting a D.C. level to an A.C. level. A third data bit can be transmitted by two D.C levels supplied by two pairs of data lines. Similarly, seven-bit data can be transmitted by four D.C. levels supplied by four pairs of data lines. Since further more data can be transmitted by using a given set of data lines, space and a manufacturing cost can be saved.
COPYRIGHT: (C)2006,JPO&NCIPI
摘要翻译：要解决的问题：提供一种通过使用用于发送两个数据位的直流电压电平来产生另一个数据位的数据传输方法。解决方案：通过将直流电平转换为交流电平，允许通过相同数量的数据线传输更多的数据位。第三数据位可以由两对数据线提供的两个D.C级别传输。类似地，七位数据可以由四对数据线提供的四个直流电平传输。由于通过使用给定的一组数据线可以传送更多的数据，因此可以节省空间和制造成本。版权所有（C）2006，JPO＆NCIPI

10. 发明专利

JP2005266738A Source driver and liquid crystal display 审中-公开
标题翻译：源驱动器和液晶显示器
公开(公告)号：JP2005266738A
公开(公告)日：2005-09-29
申请号：JP2004171670
申请日：2004-06-09
申请人： Renei Kagi Kofun Yugenkoshi , 聯詠科技股▲ふん▼有限公司
发明人： TSENG DER-YUAN , KYO CHISHIN
IPC分类号： G02F1/133 , G09G3/20 , G09G3/36 , G09G5/00
CPC分类号： G09G3/3688 , G09G3/3614 , G09G2310/0289
摘要： PROBLEM TO BE SOLVED: To provide a source driver of low power consumption in a liquid crystal display.
SOLUTION: At least one intermediate voltage level is provided in a level shifter and an output buffer, and different voltage levels are provided to image data of different polarities in addition to a power supply voltage level VDD and a grounding level GND. Thus, the dynamic power consumption of the level shifter and a DAC is reduced markedly by reducing the amplitude of the operation voltage of the level shifter and an analog circuit having the different polarities. In addition, costs for a circuit are reduced by reducing the voltage amplitude of the circuit and using a low breakdown voltage apparatus.
COPYRIGHT: (C)2005,JPO&NCIPI
摘要翻译：要解决的问题：在液晶显示器中提供低功耗的源极驱动器。解决方案：在电平移位器和输出缓冲器中至少提供一个中间电压电平，并且除了电源电压电平VDD和接地电平GND之外，还提供不同极性的图像数据的不同电压电平。因此，通过减小电平移位器的操作电压的幅度和具有不同极性的模拟电路，电平移位器和DAC的动态功耗显着降低。此外，通过降低电路的电压振幅并使用低击穿电压装置来降低电路成本。版权所有（C）2005，JPO＆NCIPI

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式