会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Network telephone set and audio decoding device
    • 网络电话机和音频解码装置
    • US07505912B2
    • 2009-03-17
    • US10671714
    • 2003-09-29
    • Kozo OkudaMika KirimotoHiroyuki HiraiHiroki Onishi
    • Kozo OkudaMika KirimotoHiroyuki HiraiHiroki Onishi
    • G10L21/00
    • H04L65/604G10L21/04H04L29/06027H04L65/80
    • An audio decoding device includes a playback speed change device for changing, with respect to a decoded audio signal obtained by a decoding device, the playback speed thereof; an output buffer for temporarily storing a digital audio signal outputted from the playback speed change device; a read out device for reading out the digital audio signals stored in the output buffer at predetermined time intervals; a playback speed control device for controlling the playback speed change device on the basis of the number of packets stored in the jitter buffer; and decoding timing control means for controlling the timing of decoding by the decoding device on the basis of the amount of data stored in the output buffer.
    • 音频解码装置包括:重放速度改变装置,用于相对于由解码装置获得的解码音频信号改变其回放速度; 用于临时存储从重放速度改变装置输出的数字音频信号的输出缓冲器; 读出装置,用于以预定的时间间隔读出存储在输出缓冲器中的数字音频信号; 播放速度控制装置,用于根据存储在抖动缓冲器中的分组数来控制播放速度改变装置; 以及解码定时控制装置,用于根据存储在输出缓冲器中的数据量来控制解码装置的解码定时。
    • 3. 发明授权
    • State of charge equalizing device and assembled battery system including same
    • 充电状态均衡装置和组合电池系统包括相同
    • US07923969B2
    • 2011-04-12
    • US12342832
    • 2008-12-23
    • Hiroya MuraoMika Kirimoto
    • Hiroya MuraoMika Kirimoto
    • H02J7/00G01N27/416G08B21/00H02J7/34
    • H02J7/0016Y02T10/7055Y10T307/533Y10T307/56
    • A state-of-charge equalizing device equalizes the state of charge of each of cells connected in series to form an assembled battery, and comprises charging/discharging circuits connected in parallel to the respective cells to discharge and/or charge the respective cells, voltage measurement circuits connected to the respective charging/discharging circuits to measure the voltages across the respective cells, and a control circuit. The control circuit comprises a unit calculating an equalization target voltage based on the measured voltages before the charge or discharge starts, a unit starting discharging/charging the cells having a voltage thereacross different from the target voltage, a unit correcting the target voltage to thereby calculate a corrected equalization target voltage for each of those cells based on the difference between the measured voltages before and at a certain time period after the charging/discharging, and a unit ending the discharging/charging when the measured voltage reaches the corrected target voltage.
    • 电荷均衡装置使串联连接的每个电池的充电状态均衡,形成组电池,并且包括并联连接到各个电池的充电/放电电路,以对各个电池进行放电和/或充电,电压 连接到各个充电/放电电路的测量电路以测量各个单元的电压,以及控制电路。 控制电路包括基于在充电或放电开始之前的测量电压来计算均衡目标电压的单元,开始对具有与目标电压不同的电压进行放电/充电的单元,校正目标电压的单位,由此计算 基于在充电/放电之后的某个时间段之前和之后的测量电压之间的差异以及当测量的电压达到校正的目标电压时结束放电/充电的单元的每个单元的校正的均衡目标电压。
    • 4. 发明申请
    • State of Charge Equalizing Device and Assembled Battery System Including Same
    • 充电均衡装置及其组合电池系统的状态
    • US20090167248A1
    • 2009-07-02
    • US12342832
    • 2008-12-23
    • Hiroya MURAOMika KIRIMOTO
    • Hiroya MURAOMika KIRIMOTO
    • H02J7/00
    • H02J7/0016Y02T10/7055Y10T307/533Y10T307/56
    • A state-of-charge equalizing device equalizes the state of charge of each of cells connected in series to form an assembled battery, and comprises charging/discharging circuits connected in parallel to the respective cells to discharge and/or charge the respective cells, voltage measurement circuits connected to the respective charging/discharging circuits to measure the voltages across the respective cells, and a control circuit. The control circuit comprises a unit calculating an equalization target voltage based on the measured voltages before the charge or discharge starts, a unit starting discharging/charging the cells having a voltage thereacross different from the target voltage, a unit correcting the target voltage to thereby calculate a corrected equalization target voltage for each of those cells based on the difference between the measured voltages before and at a certain time period after the charging/discharging, and a unit ending the discharging/charging when the measured voltage reaches the corrected target voltage.
    • 电荷均衡装置使串联连接的每个电池的充电状态均衡,形成组电池,并且包括并联连接到各个电池的充电/放电电路,以对各个电池进行放电和/或充电,电压 连接到各个充电/放电电路的测量电路以测量各个单元的电压,以及控制电路。 控制电路包括基于在充电或放电开始之前的测量电压来计算均衡目标电压的单元,开始对具有与目标电压不同的电压进行放电/充电的单元,校正目标电压的单位,由此计算 基于在充电/放电之后的某个时间段之前和之后的测量电压之间的差异以及当测量的电压达到校正的目标电压时结束放电/充电的单元的每个单元的校正的均衡目标电压。
    • 6. 发明申请
    • Audio decoding apparatus and network telephone set
    • 音频解码装置和网络电话机
    • US20050237998A1
    • 2005-10-27
    • US10768187
    • 2004-02-02
    • Kozo OkudaMika KirimotoTakashi Iida
    • Kozo OkudaMika KirimotoTakashi Iida
    • H04L12/56H04L12/66H04M1/253
    • H04L49/9094H04L49/90H04M1/2535
    • An audio decoding apparatus comprises packet order change control means, comprising packet rearranging storage means capable of storing one or a plurality of received packets, for outputting the packet which has been sent out in the earliest time from a transmission side, out of the packet received this time and the packets stored in the packet rearranging storage means, on the basis of order information related to the received packet and order information related to the packets stored in the packet rearranging storage means as well as storing in the packet rearranging storage means the packets excluding the outputted packet out of the received packet and the packets stored in the packet rearranging storage means; and an FIFO jitter buffer for sequentially storing the packets outputted from the packet order change control means as well as outputting the stored packets in the order inputted.
    • 音频解码装置包括分组顺序改变控制装置,包括能够存储一个或多个接收分组的分组重新布置存储装置,用于输出从发送侧最早发送的分组,从接收到的分组中 这一次以及存储在分组重排存储装置中的分组,基于与接收到的分组相关的订单信息和与存储在分组重新排列存储装置中的分组相关的订单信息,以及在分组重新排列存储装置中存储分组 排除接收到的分组中的输出分组和存储在分组重排存储装置中的分组; 以及用于顺序地存储从分组顺序改变控制装置输出的分组以及按所输入的顺序输出所存储的分组的FIFO抖动缓冲器。