专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US10049428B2 Diagnostic data generation apparatus, integrated circuit and method of generating diagnostic data 有权
公开(公告)号：US10049428B2
公开(公告)日：2018-08-14
申请号：US14390193
申请日：2012-04-05
申请人： Michael Staudenmaier , Kshitij Bajaj , Mehul Kumar , Steven McAslan , Sarthak Mittal
发明人： Michael Staudenmaier , Kshitij Bajaj , Mehul Kumar , Steven McAslan , Sarthak Mittal
IPC分类号： G06T1/60 , G09G3/20 , G09G5/36 , G09G5/00 , G09G5/393
摘要： A diagnostic data generation apparatus for a display controller comprises an underrun detector arranged to monitor, when in use, buffer depletion in order to detect an underrun condition. The underrun condition results from a data feed lag associated with a mismatch between a buffer fill rate and a predetermined output data rate. The underrun detector is arranged to generate diagnostic data in response to detection of the underrun condition, the diagnostic data identifying the underrun condition and a location in an array of pixels associated with the underrun condition.

2. 发明申请

US20160078253A1 DEVICE HAVING A SECURITY MODULE 有权
标题翻译：具有安全模块的设备
公开(公告)号：US20160078253A1
公开(公告)日：2016-03-17
申请号：US14786558
申请日：2013-04-30
申请人： Juergen FRANK , Michael STAUDENMAIER , Manfred THANNER
发明人： JUERGEN FRANK , MICHAEL STAUDENMAIER , MANFRED THANNER
IPC分类号： G06F21/79 , G06F21/85 , G06F12/14
CPC分类号： G06F21/79 , G06F12/0223 , G06F12/1408 , G06F21/85 , G06F2212/1052
摘要： A device securely accesses data in a memory via an addressing unit which provides a memory interface for interfacing to a memory, a core interface for interfacing to a core processor and a first and second security interface. The device includes a security processor HSM for performing at least one security operation on the data and a remapping unit MMAP. The remapping unit enables the security processor to be accessed by the core processor via the first security interface and to access the memory device via the second security interface according to a remapping structure for making accessible processed data based on memory data. The device provides a clear view on encrypted memory data without requiring system memory for storing the clear data.
摘要翻译：设备通过寻址单元安全地访问存储器中的数据，寻址单元提供用于与存储器接口的存储器接口，用于与核心处理器连接的核心接口以及第一和第二安全接口。该设备包括用于对数据执行至少一次安全操作的安全处理器HSM和重映射单元MMAP。重新映射单元使得安全处理器能够由核心处理器经由第一安全接口访问，并且经由第二安全接口根据重映射结构访问存储设备，以便基于存储器数据进行可访问的处理数据。该设备提供了加密存储器数据的清晰视图，而不需要用于存储清除数据的系统存储器。

3. 发明申请

US20150137841A1 BUILT-IN SELF TEST SYSTEM, SYSTEM ON A CHIP AND METHOD FOR CONTROLLING BUILT-IN SELF TESTS 有权
标题翻译：内置自检系统，芯片系统和控制内置自检测试方法
公开(公告)号：US20150137841A1
公开(公告)日：2015-05-21
申请号：US14402949
申请日：2012-06-07
申请人： Manfred Thanner , Carl Culshaw , Juergen Frank , Michael Staudenmaier
发明人： Manfred Thanner , Carl Culshaw , Juergen Frank , Michael Staudenmaier
IPC分类号： G01R31/28
CPC分类号： G01R31/2856 , G01R31/31701 , G01R31/31721
摘要： A built-in self test system comprises an integrated circuit device comprising a plurality of functional units coupled to built-in self test circuitry; a low power control unit operable to switch the integrated circuit device into a low power mode and to generate a BIST wake-up signal during or before entering the low power mode; and a built-in self test control unit coupled to the built-in self test circuitry and the low power control unit and arranged to initiate a built-in self test when receiving the BIST wake-up signal.
摘要翻译：内置自检系统包括集成电路装置，其包括耦合到内置自测电路的多个功能单元; 低功率控制单元，可操作以将集成电路设备切换到低功率模式，并在进入低功率模式期间或之前产生BIST唤醒信号; 以及耦合到内置自检电路和低功率控制单元的内置自检控制单元，并且被布置成在接收到BIST唤醒信号时发起内置自检。

4. 发明授权

US10489612B2 Memory controller to verify authenticity of data 有权
公开(公告)号：US10489612B2
公开(公告)日：2019-11-26
申请号：US14784038
申请日：2013-04-29
申请人： Juergen Frank , Michael Staudenmaier , Manfred Thanner
发明人： Juergen Frank , Michael Staudenmaier , Manfred Thanner
IPC分类号： G06F21/79 , G06F21/57 , G06F12/02 , G06F12/14 , G06F21/44 , G06F21/62 , G06F21/64
CPC分类号： G06F21/79 , G06F12/0246 , G06F12/1458 , G06F21/44 , G06F21/572 , G06F21/6218 , G06F21/64 , G06F2212/1052
摘要： A memory controller is used to verify authenticity of data stored in a first memory unit, and includes a secure memory unit which stores a pre-stored value representative of the authenticity of the data to be written in the first memory unit. A processing system calculates a value representative of the data in the first memory unit after a write cycle. The calculation of the calculated value is triggered by the write cycle. The calculated value is compared with the pre-stored value to verify whether the data stored in the first memory unit after the write cycle has been altered in accordance with the authenticity. By comparing the calculated value with the pre-stored value, authenticity of the data stored in the first memory unit after the write cycle is verified, thus preventing the memory controller from operating if the data written to the first memory unit is not authentic.

5. 发明授权

US09894084B2 Illegal message destroyer 有权
公开(公告)号：US09894084B2
公开(公告)日：2018-02-13
申请号：US14898779
申请日：2013-07-18
申请人： Juergen Frank , Michael Staudenmaier , Manfred Thanner
发明人： Juergen Frank , Michael Staudenmaier , Manfred Thanner
IPC分类号： H04L29/06 , H04L12/40 , G06F21/60
CPC分类号： H04L63/1416 , G06F21/606 , H04L12/40032 , H04L12/40169 , H04L63/10 , H04L63/12 , H04L63/1466 , H04L2012/40215 , H04L2012/40273
摘要： A communication apparatus for preventing the broadcasting of unauthorized messages on a broadcast bus network, the communication apparatus comprising: a first memory adapted to store first information; a second memory adapted to store second information; a monitoring unit adapted to: monitor the bus for processing messages being broadcasted on the bus, and output a third information and fourth information a comparing unit adapted to compare the first information with the third information and the second information with the fourth information; and, a message destroyer adapted to: when: the first information matches with the third information, and the second information does not match with the fourth information, causing the body of the current message to be altered while the current message is being broadcasted on the bus.

6. 发明授权

US09798901B2 Device having a security module 有权
公开(公告)号：US09798901B2
公开(公告)日：2017-10-24
申请号：US14786558
申请日：2013-04-30
申请人： Juergen Frank , Michael Staudenmaier , Manfred Thanner
发明人： Juergen Frank , Michael Staudenmaier , Manfred Thanner
IPC分类号： H04L29/00 , G06F21/79 , G06F21/85 , G06F12/14 , G06F12/02
CPC分类号： G06F21/79 , G06F12/0223 , G06F12/1408 , G06F21/85 , G06F2212/1052
摘要： A device securely accesses data in a memory via an addressing unit which provides a memory interface for interfacing to a memory, a core interface for interfacing to a core processor and a first and second security interface. The device includes a security processor HSM for performing at least one security operation on the data and a remapping unit MMAP. The remapping unit enables the security processor to be accessed by the core processor via the first security interface and to access the memory device via the second security interface according to a remapping structure for making accessible processed data based on memory data. The device provides a clear view on encrypted memory data without requiring system memory for storing the clear data.

7. 发明申请

US20160042246A1 A HAAR CALCULATION SYSTEM, AN IMAGE CLASSIFICATION SYSTEM, ASSOCIATED METHODS AND ASSOCIATED COMPUTER PROGRAM PRODUCTS 审中-公开
标题翻译： HAAR计算系统，图像分类系统，相关方法和相关计算机程序产品
公开(公告)号：US20160042246A1
公开(公告)日：2016-02-11
申请号：US14776745
申请日：2013-03-22
申请人： Stephan HERRMANN , Michael STAUDENMAIER , Freescale Semiconductor, Inc
发明人： STEPHAN HERRMANN , MICHAEL STAUDENMAIER
IPC分类号： G06K9/46 , B60R1/00 , G06T7/20 , G06T7/00 , G06K9/00
CPC分类号： G06K9/4614 , B60R1/00 , B60R2300/802 , B60R2300/8073 , G06K9/00791 , G06K9/00986 , G06T7/11 , G06T7/246 , G06T2207/10016
摘要： A compute engine is arranged to retrieve a block of image data corresponding to a rectangular image region; calculate integral image values for all pixels of the block of image data to obtain an integral image of the block of image data; and store the integral image of the block in the one or more memories. The main processor determines which blocks of image data comprise pixels of the predefined rectangular region of the image, and defines a respective rectangular region part as the pixels of the block that belong to the predefined rectangular region of the image; calculate a HAAR feature of the rectangular region part for each block of image data that comprise pixels of the predefined rectangular region of the image; and add the HAAR features of the rectangular region parts to obtain the HAAR feature of the predefined rectangular region of the image.
摘要翻译：计算引擎被配置为检索对应于矩形图像区域的图像数据块; 计算图像数据块的所有像素的积分图像值，以获得图像数据块的积分图像; 并将块的积分图像存储在一个或多个存储器中。主处理器确定图像数据的哪个块包括图像的预定义矩形区域的像素，并且将相应的矩形区域部分定义为属于图像的预定矩形区域的块的像素; 为包括图像的预定矩形区域的像素的每个图像数据块计算矩形区域部分的HAAR特征; 并添加矩形区域部分的HAAR特征以获得图像的预定矩形区域的HAAR特征。

8. 发明申请

US20140129001A1 SAFETY CRITICAL APPARATUS AND METHOD FOR CONTROLLING DISTRACTION OF AN OPERATOR OF A SAFETY CRITICAL APPARATUS 有权
标题翻译：安全关键装置和控制安全关键装置操作员分配的方法
公开(公告)号：US20140129001A1
公开(公告)日：2014-05-08
申请号：US14130615
申请日：2011-07-20
申请人： Michael Staudenmaier , Davor Bogavac
发明人： Michael Staudenmaier , Davor Bogavac
IPC分类号： G05B9/02 , B60R21/00
CPC分类号： G05B9/02 , B60R21/00 , G08B21/06
摘要： A safety critical apparatus comprises a set of safety relevant modules; one or more comfort modules having one or more user interfaces; and a distraction controlling device arranged to adapt at least one of the one or more user interfaces to a current situation of operation of the safety critical apparatus. The distraction controlling device comprises an operator imposition estimation unit arranged to receive a set of safety relevant status signals from the set of safety relevant modules and to provide a current acceptable-distraction threshold value depending on the set of safety relevant status signals; a distraction managing unit arranged to receive one or more comfort status signals from the one or more comfort modules and to provide a current distraction value depending on the one or more comfort status signals; and a decision unit arranged to receive the current acceptable-distraction threshold value and the current distraction value and to provide one or more deactivation decision signals for the one or more user interfaces of the one or more comfort modules when the current distraction value exceeds the current acceptable-distraction threshold value.
摘要翻译：安全关键装置包括一组安全相关模块; 具有一个或多个用户界面的一个或多个舒适模块; 以及分散控制装置，其布置成使所述一个或多个用户界面中的至少一个适应于所述安全关键装置的当前操作情况。所述牵引控制装置包括操作者拼版估计单元，其被配置为从所述一组安全相关模块接收一组安全相关状态信号，并且根据所述安全相关状态信号的集合提供当前可接受的分心阈值; 牵引管理单元，被布置成从所述一个或多个舒适模块接收一个或多个舒适状态信号，并且根据所述一个或多个舒适状态信号提供当前分心值; 以及判定单元，其被布置成当当前分心值超过当前值时，接收当前可接受分心阈值和当前分心值，并且为一个或多个舒适模块的一个或多个用户界面提供一个或多个停用决定信号可接受的分心阈值。

9. 发明授权

US10109260B2 Display processor and method for display processing 有权
公开(公告)号：US10109260B2
公开(公告)日：2018-10-23
申请号：US14766986
申请日：2013-02-12
申请人： Michael Staudenmaier , Vincent Aubineau , Anton Rozen
发明人： Michael Staudenmaier , Vincent Aubineau , Anton Rozen
IPC分类号： G09G5/397 , G09G5/14 , G06T11/60
摘要： A display processor device is for processing display image data by overlaying a multitude of image layers. Pixel values of at least one of the image layers are stored in a memory and may comprise pixels values having a single predefined value, such as transparency. The display processor has a fetch unit for selectively fetching stored pixel values from the memory by skipping stored pixels values having the single predefined value according to a fetch mask indicative of pixels values having the single predetermined value. Advantageously the bandwidth for accessing the memory is reduced, because less pixel data values need be retrieved. Power consumption may be reduced, and slower memories may be applied.

10. 发明授权

US09641918B2 Audio unit and method for generating a safety critical audio signal 有权
公开(公告)号：US09641918B2
公开(公告)日：2017-05-02
申请号：US14423478
申请日：2012-08-24
申请人： Michael Staudenmaier , Vincent Aubineau , Davor Bogavac
发明人： Michael Staudenmaier , Vincent Aubineau , Davor Bogavac
IPC分类号： H04R29/00 , H04R1/00 , H04R5/04 , G08B1/08 , G08B3/10 , G08B29/12 , B60Q9/00 , G08B3/00
CPC分类号： H04R1/00 , B60Q9/00 , G08B1/08 , G08B3/00 , G08B3/10 , G08B29/126 , H04R5/04 , H04R29/001 , H04R29/007 , H04R2225/41
摘要： An audio unit, connected or connectable to a safety-critical apparatus, or integrated or integrable in the apparatus, is proposed. The audio unit may comprise a driver unit, a detection unit, and an alert unit. The driver unit may generate an analog audio signal in response to a request from the apparatus, to drive an acoustic output unit and thereby generate an acoustic signal for a user of the apparatus. The detection unit may detect the audio signal. The alert unit may generate an alert signal in response to the request if the detection unit has not detected the audio signal. It can thus be checked whether the acoustic signal is generated. A method for generating a safety critical acoustic signal is also described.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式