专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20140371436A1 NOVEL POLYENE COMPOUND, METHOD FOR PREPARING THE SAME, AND ANTIFUNGAL DRUG COMPRISING NOVEL POLYENE COMPOUND ASACTIVE INGREDIENT 有权
标题翻译：新型聚戊烯化合物，其制备方法和包含新型多元醇化合物的抗真菌药物
公开(公告)号：US20140371436A1
公开(公告)日：2014-12-18
申请号：US14369869
申请日：2012-08-31
申请人： Eung-Soo Kim , Kyu Boem Han , Shuangjun Lin , Dekun Kong , Linquan Bai , Zixin Deng , David H. Sherman , Mi-Jin Lee
发明人： Eung-Soo Kim , Kyu Boem Han , Shuangjun Lin , Dekun Kong , Linquan Bai , Zixin Deng , David H. Sherman , Mi-Jin Lee
IPC分类号： C07H17/08 , C12P19/62
CPC分类号： C07H17/08 , C07D493/08 , C07H15/26 , C12P19/62
摘要： The present invention relates to a novel polyene compound similar to nystatin, a method for preparing the same, and an antifungal drug comprising the novel polyene compound as an active ingredient. Compared to nystatin comprising one sugar, NNP, which is the polyene compound similar to nystatin, displays 300 times higher solubility and ten times lower cytotoxicity while maintaining antifungal activity, and thus can be useful in developing a novel polyene antifungal agent having improved solubility and less toxicity in terms of pharmacokinetics.
摘要翻译：本发明涉及类似于制霉菌素的新型多烯化合物，其制备方法，以及包含新型多烯化合物作为活性成分的抗真菌药物。与包含一种糖的制霉菌素相比，与制霉菌素类似的多烯化合物，NNP显示出300倍的溶解度和10倍的细胞毒性，同时保持抗真菌活性，因此可用于开发具有改善的溶解度和更少的新型多烯抗真菌剂在药代动力学方面的毒性。

2. 发明授权

US07705356B2 Electronic device, thin film transistor structure and flat panel display having the same 有权
标题翻译：电子器件，薄膜晶体管结构和具有其的平板显示器
公开(公告)号：US07705356B2
公开(公告)日：2010-04-27
申请号：US12018575
申请日：2008-01-23
申请人： Eun-Ah Kim , Jeong-No Lee , Su-Mi Lee , Bong-Ju Shin , Mi-Jin Lee
发明人： Eun-Ah Kim , Jeong-No Lee , Su-Mi Lee , Bong-Ju Shin , Mi-Jin Lee
IPC分类号： H01L31/00
CPC分类号： H01L27/3276 , H01L27/12 , H01L29/41733 , H01L29/42384
摘要： The invention provides an electronic device configured to prevent or reduce electrostatic discharge from causing a pixel to malfunction. An electronic device manufactured according to the principles of the invention may include multiple conductive layers that cross but do not contact each other, wherein at least one of the conductive layers includes a width change part having a width that changes in a length direction of the at least one of the conductive layers, and a tab connected to at least one of the conductive layers at a region thereof that does not cross a neighboring conductive layer. Alternatively, the width change part may have a width that continuously varies along a length of the at least one conductive layer and may also have obtuse corner edges. The invention also provides a flat organic electroluminescent display (OELD) or LCD display device that includes such an electronic device.
摘要翻译：本发明提供了一种电子设备，其被配置为防止或减少静电放电，导致像素故障。根据本发明的原理制造的电子器件可以包括交叉但不彼此接触的多个导电层，其中至少一个导电层包括宽度改变部分，宽度变化部分的宽度在a的长度方向上变化至少一个导电层，以及在其不与相邻导电层交叉的区域处连接到至少一个导电层的突片。或者，宽度改变部分可以具有沿着至少一个导电层的长度连续变化的宽度，并且还可以具有钝角边缘。本发明还提供一种包括这种电子装置的平面有机电致发光显示器（OELD）或LCD显示装置。

3. 发明授权

US07709839B2 Electronic device including a conductive layer having a width change part, thin film transistor structure and flat panel display having the same 有权
标题翻译：电子设备包括具有宽度变化部分的导电层，薄膜晶体管结构和具有该导电层的平板显示器
公开(公告)号：US07709839B2
公开(公告)日：2010-05-04
申请号：US11170161
申请日：2005-06-30
申请人： Eun-Ah Kim , Jeong-No Lee , Su-Mi Lee , Bong-Ju Shin , Mi-Jin Lee
发明人： Eun-Ah Kim , Jeong-No Lee , Su-Mi Lee , Bong-Ju Shin , Mi-Jin Lee
IPC分类号： H01L29/04 , H01L29/10 , H01L31/00
CPC分类号： H01L27/3276 , H01L27/12 , H01L29/41733 , H01L29/42384
摘要： The invention provides an electronic device configured to prevent or reduce electrostatic discharge from causing a pixel to malfunction. An electronic device manufactured according to the principles of the invention may include multiple conductive layers that cross but do not contact each other, wherein at least one of the conductive layers includes a width change part having a width that changes in a length direction of the at least one of the conductive layers, and a tab connected to at least one of the conductive layers at a region thereof that does not cross a neighboring conductive layer. Alternatively, the width change part may have a width that continuously varies along a length of the at least one conductive layer and may also have obtuse corner edges. The invention also provides a flat organic electroluminescent display (OELD) or LCD display device that includes such an electronic device.
摘要翻译：本发明提供了一种电子设备，其被配置为防止或减少静电放电，导致像素故障。根据本发明的原理制造的电子器件可以包括交叉但不彼此接触的多个导电层，其中至少一个导电层包括宽度改变部分，宽度变化部分的宽度在a的长度方向上变化至少一个导电层，以及在其不与相邻导电层交叉的区域处连接到至少一个导电层的突片。或者，宽度改变部分可以具有沿着至少一个导电层的长度连续变化的宽度，并且还可以具有钝角边缘。本发明还提供一种包括这种电子装置的平面有机电致发光显示器（OELD）或LCD显示装置。

4. 发明申请

US20080128701A1 ELECTRONIC DEVICE, THIN FILM TRANSISTOR STRUCTURE AND FLAT PANEL DISPLAY HAVING THE SAME 有权
标题翻译：电子器件，薄膜晶体管结构和平板显示器
公开(公告)号：US20080128701A1
公开(公告)日：2008-06-05
申请号：US12018575
申请日：2008-01-23
申请人： Eun-Ah Kim , Jeong-No Lee , Su-Mi Lee , Bong-Ju Shin , Mi-Jin Lee
发明人： Eun-Ah Kim , Jeong-No Lee , Su-Mi Lee , Bong-Ju Shin , Mi-Jin Lee
IPC分类号： H01L29/41 , H01L23/48 , H01L27/088
CPC分类号： H01L27/3276 , H01L27/12 , H01L29/41733 , H01L29/42384
摘要： The invention provides an electronic device configured to prevent or reduce electrostatic discharge from causing a pixel to malfunction. An electronic device manufactured according to the principles of the invention may include multiple conductive layers that cross but do not contact each other, wherein at least one of the conductive layers includes a width change part having a width that changes in a length direction of the at least one of the conductive layers, and a tab connected to at least one of the conductive layers at a region thereof that does not cross a neighboring conductive layer. Alternatively, the width change part may have a width that continuously varies along a length of the at least one conductive layer and may also have obtuse corner edges. The invention also provides a flat organic electroluminescent display (OELD) or LCD display device that includes such an electronic device.
摘要翻译：本发明提供了一种电子设备，其被配置为防止或减少静电放电，导致像素故障。根据本发明的原理制造的电子器件可以包括交叉但不彼此接触的多个导电层，其中至少一个导电层包括宽度改变部分，宽度变化部分的宽度在a的长度方向上变化至少一个导电层，以及在其不与相邻导电层交叉的区域处连接到至少一个导电层的突片。或者，宽度改变部分可以具有沿着至少一个导电层的长度连续变化的宽度，并且还可以具有钝角边缘。本发明还提供一种包括这种电子装置的平面有机电致发光显示器（OELD）或LCD显示装置。

5. 发明授权

US07183824B2 Duty cycle correction circuit and a method for duty cycle correction in a delay locked loop using an inversion locking scheme 失效
标题翻译：使用倒置锁定方案的延迟锁定环中的占空比校正电路和占空比校正方法
公开(公告)号：US07183824B2
公开(公告)日：2007-02-27
申请号：US11235646
申请日：2005-09-26
申请人： Kwang-Il Park , Hyun-Dong Kim , Mi-Jin Lee
发明人： Kwang-Il Park , Hyun-Dong Kim , Mi-Jin Lee
IPC分类号： H03K3/017
CPC分类号： G11C11/15 , G11C11/5607 , H03K5/133 , H03K5/1565 , H03L7/0812 , H03L7/0891
摘要： Provided are a duty cycle correction circuit and method for duty cycle correction in a delay locked loop using an inversion locking scheme. The duty cycle correction circuit comprises: a correction unit exchanging and receiving a first duty correction signal and a second duty correction signal and selecting and receiving one of an input clock signal and an inversion signal of the input clock signal in response to an inversion locking signal, and correcting the duty cycle of the received input clock signal or inversion signal of the input clock signal in response to the first and second duty correction signals; a buffer buffering an output signal of the correction unit and outputting the buffered signal as a corrected clock signal; and a duty detector selecting and receiving one of the corrected clock signal and an inversion signal of the corrected clock signal in response to the inversion locking signal, and generating the first and second duty correction signals using the received corrected clock signal or inversion signal of the corrected clock signal.
摘要翻译：提供了一种使用反转锁定方案的延迟锁定环中的占空比校正电路和方法。占空比校正电路包括：校正单元，响应于反相锁定信号，交换和接收第一占空比校正信号和第二占空比校正信号，并选择和接收输入时钟信号和反相信号之一并且响应于第一和第二占空比校正信号，校正接收到的输入时钟信号的占空比或输入时钟信号的反相信号; 缓冲校正单元的输出信号并输出缓冲信号作为校正时钟信号的缓冲器; 以及负载检测器，其响应于所述反相锁定信号选择和接收所述经校正的时钟信号中的一个和所述经校正的时钟信号的反相信号，以及使用所接收的校正时钟信号或所述反相信号产生所述第一和第二占空比校正信号校正时钟信号。

6. 发明申请

US20060006417A1 Electronic device, thin film transistor structure and flat panel display having the same 有权
标题翻译：电子器件，薄膜晶体管结构和具有其的平板显示器
公开(公告)号：US20060006417A1
公开(公告)日：2006-01-12
申请号：US11170161
申请日：2005-06-30
申请人： Eun-Ah Kim , Jeong-No Lee , Su-Mi Lee , Bong-Ju Shin , Mi-Jin Lee
发明人： Eun-Ah Kim , Jeong-No Lee , Su-Mi Lee , Bong-Ju Shin , Mi-Jin Lee
IPC分类号： H01L29/739
CPC分类号： H01L27/3276 , H01L27/12 , H01L29/41733 , H01L29/42384
摘要： The invention provides an electronic device configured to prevent or reduce electrostatic discharge from causing a pixel to malfunction. An electronic device manufactured according to the principles of the invention may include multiple conductive layers that cross but do not contact each other, wherein at least one of the conductive layers includes a width change part having a width that changes in a length direction of the at least one of the conductive layers, and a tab connected to at least one of the conductive layers at a region thereof that does not cross a neighboring conductive layer. Alternatively, the width change part may have a width that continuously varies along a length of the at least one conductive layer and may also have obtuse corner edges. The invention also provides a flat organic electroluminescent display (OELD) or LCD display device that includes such an electronic device.
摘要翻译：本发明提供了一种电子设备，其被配置为防止或减少静电放电，导致像素故障。根据本发明的原理制造的电子器件可以包括交叉但不彼此接触的多个导电层，其中至少一个导电层包括宽度改变部分，宽度变化部分的宽度在a的长度方向上变化至少一个导电层，以及在其不与相邻导电层交叉的区域处连接到至少一个导电层的突片。或者，宽度改变部分可以具有沿着至少一个导电层的长度连续变化的宽度，并且还可以具有钝角边缘。本发明还提供一种包括这种电子装置的平面有机电致发光显示器（OELD）或LCD显示装置。

7. 发明授权

US07408379B2 Impedance calibration circuit and semiconductor device including the same 失效
标题翻译：阻抗校准电路和包括其的半导体器件
公开(公告)号：US07408379B2
公开(公告)日：2008-08-05
申请号：US11853956
申请日：2007-09-12
申请人： Yong-Ki Cho , Mi-Jin Lee , Sung-Jinn Chung
发明人： Yong-Ki Cho , Mi-Jin Lee , Sung-Jinn Chung
IPC分类号： H03K17/16
CPC分类号： H03K19/0005 , G11C29/028 , G11C29/12 , G11C29/12005 , G11C29/50008 , G11C2029/5602
摘要： An impedance calibration circuit and a semiconductor device including the same are provided. An embodiment of the invention provides an impedance calibration circuit with a variable reference voltage generation unit. The impedance calibration circuit maximizes the number of semiconductor devices that can be tested in test equipment at one time and permits the operation of an impedance matching unit (e.g., an on-die-termination (ODT) circuit and/or an off-chip-driver (OCD)) to be tested for a variety of reference resistor values.
摘要翻译：提供阻抗校准电路和包括该阻抗校准电路的半导体器件。本发明的实施例提供了具有可变参考电压产生单元的阻抗校准电路。阻抗校准电路使测试设备中一次可测试的半导体器件的数量最大化，并允许阻抗匹配单元（例如，芯片上端接（ODT）电路和/或片外 - 驱动器（OCD））来测试各种参考电阻值。

8. 发明申请

US20060091921A1 Duty cycle correction circuit and a method for duty cycle correction in a delay locked loop using an inversion locking scheme 失效
标题翻译：使用倒置锁定方案的延迟锁定环中的占空比校正电路和占空比校正方法
公开(公告)号：US20060091921A1
公开(公告)日：2006-05-04
申请号：US11235646
申请日：2005-09-26
申请人： Kwang-Il Park , Hyun-Dong Kim , Mi-Jin Lee
发明人： Kwang-Il Park , Hyun-Dong Kim , Mi-Jin Lee
IPC分类号： H03K3/017
CPC分类号： G11C11/15 , G11C11/5607 , H03K5/133 , H03K5/1565 , H03L7/0812 , H03L7/0891
摘要： Provided are a duty cycle correction circuit and method for duty cycle correction in a delay locked loop using an inversion locking scheme. The duty cycle correction circuit comprises: a correction unit exchanging and receiving a first duty correction signal and a second duty correction signal and selecting and receiving one of an input clock signal and an inversion signal of the input clock signal in response to an inversion locking signal, and correcting the duty cycle of the received input clock signal or inversion signal of the input clock signal in response to the first and second duty correction signals; a buffer buffering an output signal of the correction unit and outputting the buffered signal as a corrected clock signal; and a duty detector selecting and receiving one of the corrected clock signal and an inversion signal of the corrected clock signal in response to the inversion locking signal, and generating the first and second duty correction signals using the received corrected clock signal or inversion signal of the corrected clock signal.
摘要翻译：提供了一种使用反转锁定方案的延迟锁定环中的占空比校正电路和方法。占空比校正电路包括：校正单元，响应于反相锁定信号，交换和接收第一占空比校正信号和第二占空比校正信号，并选择和接收输入时钟信号和反相信号之一并且响应于第一和第二占空比校正信号，校正接收到的输入时钟信号的占空比或输入时钟信号的反相信号; 缓冲校正单元的输出信号并输出缓冲信号作为校正时钟信号的缓冲器; 以及负载检测器，其响应于所述反相锁定信号选择和接收所述经校正的时钟信号中的一个和所述经校正的时钟信号的反相信号，以及使用所接收的校正时钟信号或所述反相信号产生所述第一和第二占空比校正信号校正时钟信号。

9. 发明授权

US09605015B2 Polyene compound, method for preparing the same, and antifungal drug comprising novel polyene compound as active ingredient 有权
公开(公告)号：US09605015B2
公开(公告)日：2017-03-28
申请号：US14369869
申请日：2012-08-31
申请人： Eung-Soo Kim , Kyu Boem Han , Shuangjun Lin , Dekun Kong , Linquan Bai , Zixin Deng , David H. Sherman , Mi-Jin Lee
发明人： Eung-Soo Kim , Kyu Boem Han , Shuangjun Lin , Dekun Kong , Linquan Bai , Zixin Deng , David H. Sherman , Mi-Jin Lee
IPC分类号： C07H15/26 , C12P19/62 , C07H17/08 , C07D493/08
CPC分类号： C07H17/08 , C07D493/08 , C07H15/26 , C12P19/62
摘要： The present invention relates to a novel polyene compound similar to nystatin, a method for preparing the same, and an antifungal drug comprising the novel polyene compound as an active ingredient. Compared to nystatin comprising one sugar, NNP, which is the polyene compound similar to nystatin, displays 300 times higher solubility and ten times lower cytotoxicity while maintaining antifungal activity, and thus can be useful in developing a novel polyene antifungal agent having improved solubility and less toxicity in terms of pharmacokinetics.

10. 发明申请

US20080143377A1 IMPEDANCE CALIBRATION CIRCUIT AND SEMICONDUCTOR DEVICE INCLUDING THE SAME 失效
标题翻译：阻抗校准电路和包括其的半导体器件
公开(公告)号：US20080143377A1
公开(公告)日：2008-06-19
申请号：US11853956
申请日：2007-09-12
申请人： Yong-Ki CHO , Mi-Jin LEE , Sung-Jinn CHUNG
发明人： Yong-Ki CHO , Mi-Jin LEE , Sung-Jinn CHUNG
IPC分类号： H03K19/0175
CPC分类号： H03K19/0005 , G11C29/028 , G11C29/12 , G11C29/12005 , G11C29/50008 , G11C2029/5602
摘要： An impedance calibration circuit and a semiconductor device including the same are provided. An embodiment of the invention provides an impedance calibration circuit with a variable reference voltage generation unit. The impedance calibration circuit maximizes the number of semiconductor devices that can be tested in test equipment at one time and permits the operation of an impedance matching unit (e.g., an on-die-termination (ODT) circuit and/or an off-chip-driver (OCD)) to be tested for a variety of reference resistor values.
摘要翻译：提供阻抗校准电路和包括该阻抗校准电路的半导体器件。本发明的实施例提供了具有可变参考电压产生单元的阻抗校准电路。阻抗校准电路使测试设备中一次可测试的半导体器件的数量最大化，并允许阻抗匹配单元（例如，芯片上端接（ODT）电路和/或片外 - 驱动器（OCD））来测试各种参考电阻值。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式