专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20090097287A1 Inverter control circuit and control method thereof 有权
标题翻译：变频器控制电路及其控制方法
公开(公告)号：US20090097287A1
公开(公告)日：2009-04-16
申请号：US12285716
申请日：2008-10-14
申请人： Masaki Furuchi
发明人： Masaki Furuchi
IPC分类号： H02M7/48
CPC分类号： H02M7/53873
摘要： In an inverter control circuit for controlling an inverter circuit, when an analog signal from the inverter circuit is amplified and converted from analog to digital, a timing at which a gain of an amplifier is switched is securely detected, and the gain is switched. An inverter control circuit includes: a timer circuit for generating a PWM signal with which an electric conductive state of a switch device of an inverter circuit is controlled; an amplifier for amplifying and outputting an analog signal generated with a load electric current of the inverter circuit; and a gain control circuit for controlling the switching of the gain of the amplifier in synchronization with an output change timing of the PWM signal.
摘要翻译：在用于控制逆变器电路的逆变器控制电路中，当来自逆变器电路的模拟信号被放大并从模拟转换成数字时，安全地检测到放大器的增益被切换的定时，并且增益被切换。逆变器控制电路包括：定时器电路，用于产生控制逆变器电路的开关装置的导电状态的PWM信号; 放大器，用于放大并输出由逆变器电路的负载电流产生的模拟信号; 以及增益控制电路，用于与PWM信号的输出改变定时同步地控制放大器的增益的切换。

2. 发明授权

US6121813A Delay circuit having a noise reducing function 失效
标题翻译：延迟电路具有降噪功能
公开(公告)号：US6121813A
公开(公告)日：2000-09-19
申请号：US19727
申请日：1998-02-06
申请人： Masaki Furuchi
发明人： Masaki Furuchi
IPC分类号： G11C11/4076 , H03K5/13 , H03H11/26
CPC分类号： H03K5/13
摘要： A delay circuit which resists noise present in the power supply or ground includes a waveform modification circuit for varying the rise and fall of inputted pulse signals, and a switch for connecting a power supply and an output terminal when the voltage of the modified waveform exceeds the threshold value related to the power supply voltage. The waveform modification circuit includes a voltage control circuit for varying the output voltage of the waveform modification circuit in accordance with changes in the voltage of the power supply. To reshape a waveform, an input signal is compared with the power supply voltage as a reference value, and the input signal and power supply voltage are switched in accordance with the comparison results. The voltage control circuit changes the output of the waveform modification circuit in accordance with the changes in the reference when noise contained in the power supply voltage is applied to the output of the waveform modification circuit. No malfunctions thus occur when an input signal is compared with the power supply voltage as a reference value in order to reshape a waveform.
摘要翻译：抵抗存在于电源或接地中的噪声的延迟电路包括用于改变输入的脉冲信号的上升和下降的波形修改电路，以及当修改波形的电压超过该值时连接电源和输出端子的开关与电源电压相关的阈值。波形修正电路包括用于根据电源电压的变化来改变波形修改电路的输出电压的电压控制电路。为了重构波形，将输入信号与电源电压作为参考值进行比较，并根据比较结果切换输入信号和电源电压。当电源电压中包含的噪声被施加到波形修改电路的输出端时，电压控制电路根据参考值的变化来改变波形修改电路的输出。因此当将输入信号与电源电压作为参考值进行比较以便重新形成波形时，不会发生故障。

3. 发明授权

US08139385B2 Inverter control circuit and control method thereof 有权
标题翻译：变频器控制电路及其控制方法
公开(公告)号：US08139385B2
公开(公告)日：2012-03-20
申请号：US12285716
申请日：2008-10-14
申请人： Masaki Furuchi
发明人： Masaki Furuchi
IPC分类号： H02M7/5387
CPC分类号： H02M7/53873
摘要： In an inverter control circuit for controlling an inverter circuit, when an analog signal from the inverter circuit is amplified and converted from analog to digital, a timing at which a gain of an amplifier is switched is securely detected, and the gain is switched. An inverter control circuit includes: a timer circuit for generating a PWM signal with which an electric conductive state of a switch device of an inverter circuit is controlled; an amplifier for amplifying and outputting an analog signal generated with a load electric current of the inverter circuit; and a gain control circuit for controlling the switching of the gain of the amplifier in synchronization with an output change timing of the PWM signal.
摘要翻译：在用于控制逆变器电路的逆变器控制电路中，当来自逆变器电路的模拟信号被放大并从模拟转换成数字时，安全地检测到放大器的增益被切换的定时，并且增益被切换。逆变器控制电路包括：定时器电路，用于产生控制逆变器电路的开关装置的导电状态的PWM信号; 放大器，用于放大并输出由逆变器电路的负载电流产生的模拟信号; 以及增益控制电路，用于与PWM信号的输出改变定时同步地控制放大器的增益的切换。

4. 发明授权

US5767719A Delay circuit using capacitor and transistor 失效
标题翻译：延迟电路使用电容和晶体管
公开(公告)号：US5767719A
公开(公告)日：1998-06-16
申请号：US680975
申请日：1996-07-16
申请人： Masaki Furuchi , Masahiko Hirai
发明人： Masaki Furuchi , Masahiko Hirai
IPC分类号： H03H11/26 , H03K5/13 , H03K5/151
CPC分类号： H03K5/133 , H03K5/1515
摘要： A delay circuit comprising at least one capacitor with one electrode thereof is connected to a fixed potential, a signal transmission line, and at least one switch means between the other electrode of the capacitor and the signal transmission line. The switch means makes electrical connection or disconnection between the capacitor and the signal transmission line in accordance with an actual supply voltage value.
摘要翻译：包括具有一个电极的至少一个电容器的延迟电路连接到固定电位，信号传输线以及电容器的另一个电极与信号传输线之间的至少一个开关装置。开关装置根据实际的电源电压值进行电容器和信号传输线路的电连接或断开。

5. 发明授权

US5721516A CMOS inverter 失效
标题翻译： CMOS逆变器
公开(公告)号：US5721516A
公开(公告)日：1998-02-24
申请号：US712840
申请日：1996-09-12
申请人： Masaki Furuchi
发明人： Masaki Furuchi
IPC分类号： H03K17/16 , H03B5/36 , H03K3/03 , H03K3/354 , H03K17/687 , H03K19/00 , H03K19/018 , H03K19/0948 , H03F3/16
CPC分类号： H03K19/0013 , H03B5/364 , H03K3/0307 , H03K3/3545 , Y10S331/03
摘要： A CMOS inverter capable of reducing a through current therein including an E-type PMOS transistor, an E-type NMOS transistor and a D-type NMOS transistor. In the E-type PMOS transistor, the gate and the drain are connected to input and output terminals. In the E-type NMOS transistor, the gate and the drain are connected to the input and the output terminals and the source to the ground. In the D-type NMOS transistor, the source is connected to the source of the E-type PMOS transistor, the gate to the ground, and the drain to a power source.
摘要翻译：能够减少其中包括E型PMOS晶体管，E型NMOS晶体管和D型NMOS晶体管的贯通电流的CMOS反相器。在E型PMOS晶体管中，栅极和漏极连接到输入和输出端子。在E型NMOS晶体管中，栅极和漏极连接到输入端，输出端和源极接地。在D型NMOS晶体管中，源极连接到E型PMOS晶体管的源极，栅极接地，漏极连接到电源。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式