专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09780788B2 Muller C-element as majority gate for self-correcting triple modular redundant logic with low-overhead modes 有权
公开(公告)号：US09780788B2
公开(公告)日：2017-10-03
申请号：US15332593
申请日：2016-10-24
申请人： Lawrence T. Clark , Srivatsan Chellappa , Vinay Vashishtha , Aditya Gujja
发明人： Lawrence T. Clark , Srivatsan Chellappa , Vinay Vashishtha , Aditya Gujja
IPC分类号： H03K19/003 , H03K19/096 , H03K3/037
CPC分类号： H03K19/00392 , H03K3/0375 , H03K19/0963
摘要： Embodiments of an sequential state element (SSE) capable of providing triple modular redundant (TMR) correction is disclosed. The SSE has a setup stage and a feedback stage. The setup stage is configured to generate an output bit signal having an output bit state while a clock signal is in the first clock state. The setup stage also generates a feedback input bit signal as feedback of the output bit state. However, the feedback stage is capable of providing TMR correction without this feedback signal. Instead, the feedback stage utilizes the second feedback input bit signal and a third feedback input bit signal from two other SSEs. Since TMR correction can be provided with just the second feedback input bit signal and the third feedback input bit signal, the power and area consumed by the SSE is reduced.

2. 发明申请

US20170117895A1 MULLER C-ELEMENT AS MAJORITY GATE FOR SELF-CORRECTING TRIPLE MODULAR REDUNDANT LOGIC WITH LOW-OVERHEAD MODES 有权
公开(公告)号：US20170117895A1
公开(公告)日：2017-04-27
申请号：US15332593
申请日：2016-10-24
申请人： Lawrence T. Clark , Srivatsan Chellappa , Vinay Vashishtha , Aditya Gujja
发明人： Lawrence T. Clark , Srivatsan Chellappa , Vinay Vashishtha , Aditya Gujja
IPC分类号： H03K19/003 , H03K19/096 , H03K3/037
CPC分类号： H03K19/00392 , H03K3/0375 , H03K19/0963
摘要： Embodiments of an sequential state element (SSE) capable of providing triple modular redundant (TMR) correction is disclosed. The SSE has a setup stage and a feedback stage. The setup stage is configured to generate an output bit signal having an output bit state while a clock signal is in the first clock state. The setup stage also generates a feedback input bit signal as feedback of the output bit state. However, the feedback stage is capable of providing TMR correction without this feedback signal. Instead, the feedback stage utilizes the second feedback input bit signal and a third feedback input bit signal from two other SSEs. Since TMR correction can be provided with just the second feedback input bit signal and the third feedback input bit signal, the power and area consumed by the SSE is reduced.

3. 发明申请

US20160028397A1 RADIATION HARDENED DIGITAL CIRCUIT 有权
标题翻译：辐射硬化数字电路
公开(公告)号：US20160028397A1
公开(公告)日：2016-01-28
申请号：US14808348
申请日：2015-07-24
申请人： Lawrence T. Clark
发明人： Lawrence T. Clark
IPC分类号： H03K19/003 , H03K3/2893 , H03K19/007
CPC分类号： H03K19/0033 , H03K19/0075
摘要： This disclosure relates generally to radiation hardened digital circuits. In one embodiment, a radiation hardened digital circuit includes a delay network and a first Muller C element. The delay network is configured to generate a first delayed clock signal from a global clock signal such that that the first delayed clock signal is delayed with respect to the global clock signal. The first Muller C element is configured to generate a first clock input signal and set the first clock input signal to one of a set of clock states in response to the first delayed clock signal and the global clock signal each being provided in a same one of the set of clock states and is configured to hold the first clock input signal otherwise. Thus, a radiation strike is prevented from causing a soft error in the first clock input signal.
摘要翻译：本公开一般涉及辐射硬化的数字电路。在一个实施例中，辐射硬化的数字电路包括延迟网络和第一Muller C元件。延迟网络被配置为从全局时钟信号产生第一延迟时钟信号，使得第一延迟时钟信号相对于全局时钟信号被延迟。第一Muller C元件被配置为产生第一时钟输入信号，并且响应于第一延迟时钟信号和全局时钟信号将第一时钟输入信号设置为一组时钟状态中的一个，每个时钟信号分别以一组时钟状态，并被配置为保持第一个时钟输入信号。因此，防止辐射打击在第一时钟输入信号中引起软错误。

4. 发明授权

US08400219B2 Analog circuits having improved transistors, and methods therefor 有权
标题翻译：具有改进的晶体管的模拟电路及其方法
公开(公告)号：US08400219B2
公开(公告)日：2013-03-19
申请号：US13071399
申请日：2011-03-24
申请人： Lawrence T. Clark , Scott E. Thompson
发明人： Lawrence T. Clark , Scott E. Thompson
IPC分类号： H03F3/45
CPC分类号： H03F3/45179 , H03F3/45 , H03F3/45071 , H03F3/45183 , H03F3/45273 , H03F2200/375 , H03F2203/45344 , H03F2203/45454 , H03F2203/45506 , H03F2203/45674 , H03F2203/45676
摘要： Circuits are disclosed that may include a plurality of transistors having controllable current paths coupled between at least a first and second node, the transistors configured to generate an analog electrical output signal in response to an analog input value; wherein at least one of the transistors has a deeply depleted channel formed below its gate that includes a substantially undoped channel region formed over a relatively highly doped screen layer formed over a doped body region.
摘要翻译：公开了可以包括多个具有耦合在至少第一和第二节点之间的可控电流路径的晶体管的晶体管，其被配置为响应于模拟输入值产生模拟电输出信号; 其中所述晶体管中的至少一个具有在其栅极下方形成的深耗尽沟道，其包括在掺杂体区域上形成的相对高掺杂的屏蔽层上形成的基本上未掺杂的沟道区。

5. 发明申请

US20120306535A1 STRUCTURES AND METHODS FOR DESIGN AUTOMATION OF RADIATION HARDENED TRIPLE MODE REDUNDANT DIGITAL CIRCUITS 有权
标题翻译：辐射硬化三重模式冗余数字电路设计自动化的结构与方法
公开(公告)号：US20120306535A1
公开(公告)日：2012-12-06
申请号：US13487859
申请日：2012-06-04
申请人： Lawrence T. Clark , Nathan D. Hindman , Dan Wheeler Patterson
发明人： Lawrence T. Clark , Nathan D. Hindman , Dan Wheeler Patterson
IPC分类号： H03K19/173 , G06F17/50
CPC分类号： G06F17/5072 , G06F17/505 , H03K19/00315
摘要： The disclosure relates generally to triple-redundant sequential state (TRSS) machines formed as integrated circuits on a semiconductor substrate, such as CMOS, and computerized methods and systems of designing the triple-redundant sequential state machines. Of particular focus in this disclosure are sequential state elements (SSEs) used to sample and hold bit states. The sampling and holding of bits states are synchronized by a clock signal thereby allowing for pipelining in the TRSS machines. In particular, the clock signal may oscillate between a first clock state and a second clock state to synchronize the operation of the SSE according to the timing provided by the clock states. TheSSEs has a self-correcting mechanism to protect against radiation induced soft errors. The SSE may be provided in a pipeline circuit of a TRSS machine to receive and store a bit state of bit signal generated by combinational circuits within the pipeline circuit.
摘要翻译：本公开一般涉及形成为诸如CMOS的半导体衬底上的集成电路的三冗余顺序状态（TRSS）机器，以及设计三重冗余顺序状态机的计算机化方法和系统。本公开中特别关注的是用于采样和保持位状态的顺序状态元素（SSE）。位状态的采样和保持由时钟信号同步，从而允许在TRSS机器中流水线化。具体地，时钟信号可以在第一时钟状态和第二时钟状态之间振荡，以根据由时钟状态提供的定时使SSE的操作同步。 SSEs具有自我纠正机制，可防止辐射诱发的软错误。 SSE可以设置在TRSS机器的管线电路中，以接收和存储由管线电路内的组合电路产生的位信号的位状态。

6. 发明授权

US08307232B1 Power supply delivery for leakage suppression modes 有权
标题翻译：泄漏抑制模式的电源输送
公开(公告)号：US08307232B1
公开(公告)日：2012-11-06
申请号：US12887930
申请日：2010-09-22
申请人： Lawrence T. Clark
发明人： Lawrence T. Clark
IPC分类号： G06F1/26
CPC分类号： H04B1/1615 , H04W52/028 , Y02D70/40
摘要： A system including an integrated circuit (IC) and a power supply regulator external to the IC. The IC operates in accordance with an active mode and a lower power mode, and is configured to retain a logical state during the low power mode. The power supply regulator is configured to i) supply a first voltage potential to a first pin of the IC during the active mode, and ii) disable the first voltage potential during the low power mode. The IC is configured to provide a first feedback signal from an internal supply of the IC to the power supply regulator via the first pin.
摘要翻译：一种包括集成电路（IC）和IC外部的电源调节器的系统。 IC根据活动模式和较低功率模式工作，并且被配置为在低功率模式期间保持逻辑状态。电源调节器被配置为i）在活动模式期间向IC的第一引脚提供第一电压电位，以及ii）在低功率模式期间禁用第一电压电位。 IC被配置为经由第一引脚将IC的内部电源的第一反馈信号提供给电源调节器。

7. 发明申请

US20120140929A1 INTEGRATED CIRCUITS SECURE FROM INVASION AND METHODS OF MANUFACTURING THE SAME 有权
标题翻译：集成电路安全入侵及其制造方法
公开(公告)号：US20120140929A1
公开(公告)日：2012-06-07
申请号：US13139955
申请日：2009-12-29
申请人： Lawrence T. Clark , David R. Allee
发明人： Lawrence T. Clark , David R. Allee
IPC分类号： H01L23/60 , H01L29/786 , G09C1/00 , H01L21/50
CPC分类号： H01L23/3121 , G06F21/79 , G06F21/87 , H01L21/56 , H01L23/13 , H01L23/49833 , H01L23/57 , H01L24/17 , H01L24/45 , H01L24/48 , H01L24/49 , H01L29/0657 , H01L2224/05554 , H01L2224/13099 , H01L2224/16 , H01L2224/451 , H01L2224/48091 , H01L2924/00011 , H01L2924/00014 , H01L2924/01005 , H01L2924/01006 , H01L2924/01029 , H01L2924/0103 , H01L2924/01033 , H01L2924/01049 , H01L2924/01087 , H01L2924/014 , H01L2924/14 , H01L2924/15787 , H01L2924/181 , H01L2924/00 , H01L2224/05599 , H01L2224/0401 , H01L2924/00012
摘要： An integrated circuit device that is secure from invasion and related methods are disclosed herein. Other embodiments are also disclosed herein.
摘要翻译：本文公开了一种防止侵入和相关方法的集成电路装置。本文还公开了其它实施例。

8. 发明申请

US20120063189A1 LONGEST PREFIX MATCH INTERNET PROTOCOL CONTENT ADDRESSABLE MEMORIES AND RELATED METHODS 有权
标题翻译：最大的前缀匹配互联网协议内容可寻址记忆及相关方法
公开(公告)号：US20120063189A1
公开(公告)日：2012-03-15
申请号：US13321309
申请日：2010-05-26
申请人： Satendra Kumar Maurya , Lawrence T. Clark
发明人： Satendra Kumar Maurya , Lawrence T. Clark
IPC分类号： G11C15/00
CPC分类号： G11C15/046 , G06F7/74 , G06F2213/0038 , G11C15/00 , G11C15/04 , H04L45/7457 , H04L45/748
摘要： Embodiments of content addressable memories for internet protocol devices and operations are described herein. Other examples and related methods are also disclosed herein.
摘要翻译：本文描述了用于因特网协议设备和操作的内容可寻址存储器的实施例。本文还公开了其它实例和相关方法。

9. 发明授权

US08122317B1 Two-dimensional parity technique to facilitate error detection and correction in memory arrays 有权
标题翻译：二维奇偶校验技术，便于存储器阵列中的错误检测和校正
公开(公告)号：US08122317B1
公开(公告)日：2012-02-21
申请号：US12163640
申请日：2008-06-27
申请人： Lawrence T. Clark , Karl C. Mohr
发明人： Lawrence T. Clark , Karl C. Mohr
IPC分类号： H03M13/00
CPC分类号： H03M13/2909 , G06F11/1012
摘要： The present invention is directed to a two-dimensional parity technique for data to be stored in one or more memory arrays, each of which has various rows and columns of cells. A row of bits in a super bundle is referred to as a row bundle. A super bundle includes numerous rows of row bundles, and corresponding bits in each of the row bundles in the super bundle are aligned in columns. A row check bit is provided for each row bundle in each super bundle. Each row check bit provides a parity bit that is derived from the k bits of the corresponding row bundle. A column check bit is provided for each column in each super bundle. Each column check bit provides a parity bit that is derived from each of the bits in the corresponding column in the super bundle.
摘要翻译：本发明涉及用于存储在一个或多个存储器阵列中的数据的二维奇偶校验技术，每个存储器阵列具有不同的行和列的单元。超级捆绑中的一行位称为行捆绑。超级捆绑包包括多行行束，并且超级捆绑中的每个行束中的相应位在列中对齐。每个超级捆绑包中的每个行捆绑包都提供行检查位。每行检查位提供从相应行束的k位导出的奇偶校验位。每个超级包中的每列都提供列校验位。每个列校验位提供从超级组中相应列中的每个位导出的奇偶校验位。

10. 发明授权

US07920409B1 SRAM cell with intrinsically high stability and low leakage 有权
标题翻译：具有本质上高稳定性和低泄漏性的SRAM单元
公开(公告)号：US07920409B1
公开(公告)日：2011-04-05
申请号：US11758568
申请日：2007-06-05
申请人： Lawrence T. Clark , Sayeed Ahmed Badrudduza
发明人： Lawrence T. Clark , Sayeed Ahmed Badrudduza
IPC分类号： G11C11/00
CPC分类号： G11C11/412
摘要： A Static Random Access Memory (SRAM) cell having high stability and low leakage is provided. The SRAM cell includes a pair of cross-coupled inverters providing differential storage of a data bit. Power to the SRAM cell is provided by a read word line (RWL) signal, which is also referred to herein as a read control signal. During read operations, the RWL signal is pulled to a voltage level that forces the SRAM cell to a full-voltage state. During standby, the RWL signal is pulled to a voltage level that forces the SRAM cell to a voltage collapsed state in order to reduce leakage current, or leakage power, of the SRAM cell. A read-transistor providing access to the bit stored by the SRAM cell is coupled to the SRAM cell via a gate of the read transistor, thereby decoupling the stability of the SRAM cell from the read operation.
摘要翻译：提供了具有高稳定性和低泄漏的静态随机存取存储器（SRAM）单元。 SRAM单元包括一对交叉耦合的反相器，提供数据位的差分存储。 SRAM单元的电源由读取字线（RWL）信号提供，读取字线（RWL）信号在本文中也称为读取控制信号。在读取操作期间，RWL信号被拉到一个电压电平，迫使SRAM单元达到全电压状态。在待机期间，RWL信号被拉至电压电平，迫使SRAM单元处于电压合拢状态，以便降低SRAM单元的漏电流或泄漏功率。提供对SRAM单元存储的位的访问的读晶体管经由读晶体管的栅极耦合到SRAM单元，从而将SRAM单元的稳定性与读操作分离。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式