会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明申请
    • CIRCUIT FOR GENERATING NEGATIVE VOLTAGES
    • 电路,用于产生负电压
    • WO1998033264A1
    • 1998-07-30
    • PCT/DE1997002154
    • 1997-09-23
    • SIEMENS AKTIENGESELLSCHAFTBLOCH, MartinLAUTERBACH, Christl
    • SIEMENS AKTIENGESELLSCHAFT
    • H02M03/07
    • G11C5/145G11C5/146G11C16/30H02M3/073H02M2003/075H02M2003/078
    • The invention relates to a circuit for generating negative voltages, comprising a first transistor (Tx2), the first terminal of which is connected to an input terminal (E) and the second terminal of which is connected to an output terminal (A) of the circuit, and the gate terminal of which is connected to a first clock pulse terminal via a first capacitor (Cb2). The circuit further comprises a second transistor (Ty2), the first terminal of which is connected to the gate terminal of the first transistor (Tx2), the second terminal of which is connected to the second terminal of the first transistor (Tx2), and the gate terminal of which is connected to the first terminal of the first transistor (Tx2). In addition, the circuit comprises a second capacitor (Cp2), the first terminal of which is connected to the second terminal of the first transistor (Tx2) and the second terminal of which is connected to a second clock pulse terminal. The transistors (Tx2, Ty2) are MOS transistors configured in a triple-well structure. The first terminal of a third transistor (Tz2) is connected to the second terminal of the first transistor (Tx2), the second terminal of said third transistor (Tz2) is connected to the trough(s) (Kw) housing the transistors (Tx2, Ty2, Tz2), and the gate terminal of the third transistor (Tz2) is connected to the first terminal of the first transistor (Tx2).
    • 电路,用于产生具有第一晶体管机(Tx2),其第一端子连接到输入端子(E)和连接到该电路装置的输出端子(A)的第二端子,并且其栅极经由第一电容器(CB2)与第一时钟信号端子连接的负电压 第二晶体管(TY2),其第一端子连接到第一晶体管机(Tx2),其第二端与第一晶体管机(Tx2)与第二端子,其栅极端子连接到第一晶体管的第一端子机(Tx2)的栅极端子 被连接到第二电容器(Cp2为非),其第一端子连接到第一晶体管的第二端子机(Tx2),并且其第二与第二时钟信号端连接,且其中形成在一个三重阱MOS晶体管机(Tx2,TY2) 晶体管。 第三晶体管的(TZ2)的第一端子连接到第一晶体管机(Tx2),第三晶体管(TZ2)与/到晶体管机(Tx2,TY2,TZ2)含浴(S)的第二端子的第二端子(千瓦 )和第三晶体管(TZ2)的栅极端子连接到第一晶体管机(Tx2)的第一端子。