会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Semiconductor memory device
    • 半导体存储器件
    • US08593855B2
    • 2013-11-26
    • US13490713
    • 2012-06-07
    • Junya OnishiNobuyoshi AwayaMitsuru NakuraKazuya Ishihara
    • Junya OnishiNobuyoshi AwayaMitsuru NakuraKazuya Ishihara
    • G11C11/00
    • G06F11/1048G11C13/004G11C13/0061G11C2029/0411
    • In a semiconductor memory device using a variable resistive element made of a metal oxide for storing information, a voltage amplitude of a writing voltage pulse for changing the variable resistive element to a high resistance state is set within a voltage range in which the resistance value of the high resistance state after the change increases with time. The voltage amplitude is set within the voltage range in which the resistance value of the high resistance state after the change increases toward a predetermined peak with increase in voltage amplitude. When a data error is detected by the ECC circuit, it is estimated that the data that should be in the low resistance state changes to the high resistance state, and the variable resistive elements of all memory cells from which the error is detected are written to the low resistance state to correct the error bit.
    • 在使用由金属氧化物制成的可变电阻元件用于存储信息的半导体存储器件中,将可变电阻元件改变为高电阻状态的写入电压脉冲的电压幅度设定在电阻值 变化后的高电阻状态随时间而增加。 电压幅度设定在电压范围内,随着电压振幅的增加,变化后的高电阻状态的电阻值向预定的峰值增加。 当ECC电路检测到数据错误时,估计应该处于低电阻状态的数据变为高电阻状态,并且将检测到错误的所有存储单元的可变电阻元件写入 低电阻状态来纠正错误位。
    • 4. 发明申请
    • SEMICONDUCTOR MEMORY DEVICE
    • 半导体存储器件
    • US20120075909A1
    • 2012-03-29
    • US13212457
    • 2011-08-18
    • Mitsuru NAKURAKazuya IshiharaShinobu YamazakiSuguru Kawabata
    • Mitsuru NAKURAKazuya IshiharaShinobu YamazakiSuguru Kawabata
    • G11C11/21
    • G11C13/0007G11C13/0064G11C13/0069G11C2213/32G11C2213/79
    • Provided is a semiconductor memory device that is capable of stably programming with desirable controllability to a desired electric resistance state in a random access programming action and is provided with a variable resistance element. Regardless of a resistance state of a variable resistance element of a memory cell that is a target of a writing action (erasing and programming actions), an erasing voltage pulse for bringing the resistance state of the variable resistance element to an erased state having a lowest resistance value is applied. Thereafter, a programming voltage pulse for bringing the resistance state of the variable resistance element to a desired programmed state is applied to the variable resistance element of the programming action target memory cell. By always applying the programming voltage pulse after having applied the erasing voltage pulse, a plurality of programming voltage pulses being sequentially applied can be avoided.
    • 提供一种半导体存储器件,其能够在随机存取编程动作中以期望的可控制性稳定地编程到期望的电阻状态,并且具有可变电阻元件。 无论作为写入动作(擦除和编程动作)的目标的存储单元的可变电阻元件的电阻状态,将可变电阻元件的电阻状态变为最低的擦除状态的擦除电压脉冲 电阻值被应用。 此后,将用于使可变电阻元件的电阻状态变为期望编程状态的编程电压脉冲被施加到编程动作目标存储单元的可变电阻元件。 通过在施加擦除电压脉冲之后始终应用编程电压脉冲,可以避免顺序施加的多个编程电压脉冲。
    • 5. 发明申请
    • RESISTANCE CONTROL METHOD FOR NONVOLATILE VARIABLE RESISTIVE ELEMENT
    • 非线性可变电阻元件的电阻控制方法
    • US20110305070A1
    • 2011-12-15
    • US13157620
    • 2011-06-10
    • Kazuya ISHIHARA
    • Kazuya ISHIHARA
    • G11C11/00
    • G11C13/0007G11C13/0023G11C13/0069G11C13/0097G11C2013/0083G11C2013/0088G11C2213/79
    • A resistance control method for a nonvolatile variable resistive element in a nonvolatile semiconductor memory device is provided. The device includes a memory cell array in which unit memory cells having nonvolatile variable resistive elements and transistors are arranged in a matrix. The memory cells that are targets of a memory operation are selected by first selection lines (word lines), second selection lines (bit lines) and third selection lines (source lines). The method includes steps of selecting one or more first selection lines, selecting a plurality of second selection lines, and applying a compensated voltage in which a change in potential of the third selection lines caused by current flowing into the third selection lines through the second selection lines is compensated in a voltage that is necessary for the memory operation, such that the voltage necessary for the memory operation is applied to all of the selected memory cells.
    • 提供了一种用于非易失性半导体存储器件中的非易失性可变电阻元件的电阻控制方法。 该器件包括存储单元阵列,其中具有非易失性可变电阻元件和晶体管的单元存储单元排列成矩阵。 通过第一选择线(字线),第二选择线(位线)和第三选择线(源极线)来选择作为存储器操作的目标的存储器单元。 该方法包括以下步骤:选择一个或多个第一选择线,选择多个第二选择线,以及施加补偿电压,其中由通过第二选择流入第三选择线的电流引起的第三选择线的电位变化 线路以对于存储器操作所必需的电压进行补偿,使得存储器操作所需的电压被应用于所选择的所有存储单元。