专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5620782A Method of fabricating a flex laminate package 失效
标题翻译：柔性层压包装的制造方法
公开(公告)号：US5620782A
公开(公告)日：1997-04-15
申请号：US459929
申请日：1995-06-02
申请人： Charles R. Davis , Thomas P. Duffy , Steven L. Hanakovic , Howard L. Heck , John T. Kolias , John S. Kresge , David N. Light , Ajit K. Trivedi
发明人： Charles R. Davis , Thomas P. Duffy , Steven L. Hanakovic , Howard L. Heck , John T. Kolias , John S. Kresge , David N. Light , Ajit K. Trivedi
IPC分类号： H01R4/26 , H01R4/58 , H01R12/61 , H01R13/66 , H05K1/00 , H05K1/03 , H05K1/14 , H05K3/00 , H05K3/32 , H05K3/46 , B32B9/00
CPC分类号： H05K3/4635 , H01R12/613 , H01R13/665 , H05K3/462 , H01R4/26 , H01R4/58 , H05K1/0373 , H05K1/0393 , H05K2201/015 , H05K2201/0154 , H05K2201/09109 , H05K2201/09536 , H05K2201/10159 , H05K3/328 , H05K3/4623 , H05K3/4641 , Y10S428/901 , Y10T29/49126 , Y10T29/49128 , Y10T29/49179 , Y10T428/24917
摘要： Disclosed is a parallel processor packaging structure and a method for manufacturing the structure. The individual logic and memory elements are on printed circuit cards. These printed circuit boards and cards are, in turn, mounted on or connected to circuitized flexible substrates extending outwardly from a laminate of the circuitized, flexible substrates. Intercommunication is provided through a switch structure that is implemented in the laminate. The printed circuit cards are mounted on or connected to a plurality of circuitized flexible substrates, with one printed circuit card at each end of the circuitized flexible circuit. The circuitized flexible substrates connect the separate printed circuit boards and cards through the central laminate portion. This laminate portion provides XY plane and Z-axis interconnection for inter-processor, inter-memory, inter-processor/memory element, and processor to memory bussing interconnection, and communication. The planar circuitization, as data lines, address lines, and control lines of a logic chip or a memory chip are on the individual printed circuit boards and cards, which are connected through the circuitized flex, and communicate with other layers of flex through Z-axis circuitization (vias and through holes) in the laminate. Lamination of the individual subassemblies is accomplished with a low melting adhesive that is chemical compatible with (bondable to) the per fluorocarbon polymer between the subassemblies in the regions intended to be laminated, and, optionally, a high melting mask that is chemically incompatible with (not bondable to) the per fluorocarbon polymer between the subassemblies in the regions not intended to be laminated. The subassembly stack is heated to selectively effect adhesion and lamination in areas thereof intended to be laminated while avoiding lamination in areas not intended to be laminated.
摘要翻译：公开了一种并行处理器封装结构和用于制造该结构的方法。单独的逻辑和存储器元件在印刷电路卡上。这些印刷电路板和卡依次安装在或连接到从电路化的柔性基板的层叠体向外延伸的电路化柔性基板上。通过在层压板中实现的开关结构来提供互通。印刷电路卡安装在或连接到多个电路化的柔性基板上，在电路化柔性电路的每一端具有一个印刷电路卡。电路化的柔性基板通过中央层压体部分连接分开的印刷电路板和卡。该层压部分为处理器间，存储器间，处理器间/存储器元件以及处理器到存储器总线互连和通信提供XY平面和Z轴互连。作为逻辑芯片或存储器芯片的数据线，地址线和控制线的平面电路在通过电路化的柔性连接的各个印刷电路板和卡上，并且通过Z轴与其它柔性层通信，轴向电路（通孔和通孔）。各个子组件的层压是通过低熔点粘合剂来实现的，该低熔点粘合剂与要层压的区域中的子组件之间的每个碳氟化合物聚合物化学相容（可粘合），以及任选的与化学不相容的高熔点掩模不能粘合）在不想层压的区域中的子组件之间的每个碳氟聚合物。加热组件叠层以选择性地在要层压的区域中进行粘合和层压，同时避免在不想层压的区域中层压。

2. 发明授权

US5509196A Method of fabricating a flex laminate package 失效
标题翻译：柔性层压包装的制造方法
公开(公告)号：US5509196A
公开(公告)日：1996-04-23
申请号：US310190
申请日：1994-09-21
申请人： Charles R. Davis , Thomas P. Duffy , Steven L. Hanakovic , Howard L. Heck , John T. Kolias , John S. Kresge , David N. Light , Ajit K. Trivedi
发明人： Charles R. Davis , Thomas P. Duffy , Steven L. Hanakovic , Howard L. Heck , John T. Kolias , John S. Kresge , David N. Light , Ajit K. Trivedi
IPC分类号： H01R4/26 , H01R4/58 , H01R12/61 , H01R13/66 , H05K1/00 , H05K1/03 , H05K1/14 , H05K3/00 , H05K3/32 , H05K3/46 , H05K3/36 , H05K3/20
CPC分类号： H05K3/4635 , H01R12/613 , H01R13/665 , H05K3/462 , H01R4/26 , H01R4/58 , H05K1/0373 , H05K1/0393 , H05K2201/015 , H05K2201/0154 , H05K2201/09109 , H05K2201/09536 , H05K2201/10159 , H05K3/328 , H05K3/4623 , H05K3/4641 , Y10S428/901 , Y10T29/49126 , Y10T29/49128 , Y10T29/49179 , Y10T428/24917
摘要： Disclosed is a parallel processor packaging structure and a method for manufacturing the structure. The individual logic and memory elements are on printed circuit cards. These printed circuit boards and cards are, in turn, mounted on or connected to circuitized flexible substrates extending outwardly from a laminate of the circuitized, flexible substrates. Intercommunication is provided through a switch structure that is implemented in the laminate. The circuitized flexible substrates connect the separate printed circuit boards and cards through the central laminate portion. This laminate portion provides XY plane and Z-axis interconnection for inter-processor, inter-memory, inter-processor/memory element, and processor to memory bussing interconnection, and communication. Lamination of the individual subassemblies is accomplished with a low melting adhesive that is chemical compatible with (bondable to) the perfluorocarbon polymer between the subassemblies in the regions intended to be laminated, and, optionally, a high melting mask that is chemically incompatible with (not bondable to) the perfluorocarbon polymer between the subassemblies in the regions not intended to be laminated. The subassembly stack is heated to selectively effect adhesion and lamination in areas thereof intended to be laminated while avoiding lamination in areas not intended to be laminated.
摘要翻译：公开了一种并行处理器封装结构和用于制造该结构的方法。单独的逻辑和存储器元件在印刷电路卡上。这些印刷电路板和卡依次安装在或连接到从电路化的柔性基板的层叠体向外延伸的电路化柔性基板上。通过在层压板中实现的开关结构来提供互通。电路化的柔性基板通过中央层压体部分连接分开的印刷电路板和卡。该层压部分为处理器间，存储器间，处理器间/存储器元件以及处理器到存储器总线互连和通信提供XY平面和Z轴互连。各个子组件的层压是通过与要层压的区域中的子组件之间的全氟化碳聚合物化学相容（可粘合）化学相容的低熔点粘合剂，以及任选的与化学不相容的高熔点掩模可粘合到）在不想层压的区域中的子组件之间的全氟化碳聚合物。加热组件叠层以选择性地在要层压的区域中进行粘合和层压，同时避免在不想层压的区域中层压。

3. 发明授权

US5384690A Flex laminate package for a parallel processor 失效
标题翻译：用于并行处理器的Flex层压包装
公开(公告)号：US5384690A
公开(公告)日：1995-01-24
申请号：US97544
申请日：1993-07-27
申请人： Charles R. Davis , Thomas P. Duffy , Steven L. Hanakovic , Howard L. Heck , John T. Kolias , John S. Kresge , David N. Light , Ajit K. Trivedi
发明人： Charles R. Davis , Thomas P. Duffy , Steven L. Hanakovic , Howard L. Heck , John T. Kolias , John S. Kresge , David N. Light , Ajit K. Trivedi
IPC分类号： H01R4/26 , H01R4/58 , H01R12/61 , H01R13/66 , H05K1/00 , H05K1/03 , H05K1/14 , H05K3/00 , H05K3/32 , H05K3/46 , H01R23/68
CPC分类号： H05K3/4635 , H01R12/613 , H01R13/665 , H05K3/462 , H01R4/26 , H01R4/58 , H05K1/0373 , H05K1/0393 , H05K2201/015 , H05K2201/0154 , H05K2201/09109 , H05K2201/09536 , H05K2201/10159 , H05K3/328 , H05K3/4623 , H05K3/4641 , Y10S428/901 , Y10T29/49126 , Y10T29/49128 , Y10T29/49179 , Y10T428/24917
摘要： Disclosed is a parallel processor packaging structure and a method for manufacturing the structure. The individual logic and memory elements are on printed circuit cards. These printed circuit boards and cards are, in turn, mounted on or connected to circuitized flexible substrates extending outwardly from a laminate of the circuitized, flexible substrates. Intercommunication is provided through a switch structure that is implemented in the laminate. The printed circuit cards are mounted on or connected to a plurality of circuitized flexible substrates, with one printed circuit card at each end of the circuitized flexible circuit. The circuitized flexible substrates connect the separate printed circuit boards and cards through the central laminate portion. This laminate portion provides XY plane and Z-axis interconnection for inter-processor, inter-memory, inter-processor/memory element, and processor to memory bussing interconnection, and communication. The planar circuitization, as data lines, address lines, and control lines of a logic chip or a memory chip are on the individual printed circuit boards and cards, which are connected through the circuitized flex, and communicate with other layers of flex through Z-axis circuitization (vias and through holes) in the laminate. Lamination of the individual subassemblies is accomplished with a low melting adhesive that is chemical compatible with (bondable to) the perfluorocarbon polymer between the subassemblies in the regions intended to be laminated, and, optionally, a high melting mask that is chemically incompatible with (not bondable to) the perfluorocarbon polymer between the subassemblies in the regions not intended to be laminated. The subassembly stack is heated to selectively effect adhesion and lamination in areas thereof intended to be laminated while avoiding lamination in areas not intended to be laminated.
摘要翻译：公开了一种并行处理器封装结构和用于制造该结构的方法。单独的逻辑和存储器元件在印刷电路卡上。这些印刷电路板和卡依次安装在或连接到从电路化的柔性基板的层叠体向外延伸的电路化柔性基板上。通过在层压板中实现的开关结构来提供互通。印刷电路卡安装在或连接到多个电路化的柔性基板上，在电路化柔性电路的每一端具有一个印刷电路卡。电路化的柔性基板通过中央层压体部分连接分开的印刷电路板和卡。该层压部分为处理器间，存储器间，处理器间/存储器元件以及处理器到存储器总线互连和通信提供XY平面和Z轴互连。作为逻辑芯片或存储器芯片的数据线，地址线和控制线的平面电路在通过电路化的柔性连接的各个印刷电路板和卡上，并且通过Z轴与其它柔性层通信，轴向电路（通孔和通孔）。各个子组件的层压是通过与要层压的区域中的子组件之间的全氟化碳聚合物化学相容（可粘合）化学相容的低熔点粘合剂，以及任选的与化学不相容的高熔点掩模可粘合到）在不想层压的区域中的子组件之间的全氟化碳聚合物。加热组件叠层以选择性地在要层压的区域中进行粘合和层压，同时避免在不想层压的区域中层压。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式