专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

2. 发明授权

US06462484B2 Procedures and apparatus for turning-on and turning-off elements within a field emission display device 有权
标题翻译：场致发射显示装置内的接通和关断元件的程序和装置
公开(公告)号：US06462484B2
公开(公告)日：2002-10-08
申请号：US09796868
申请日：2001-02-28
申请人： James C. Dunphy , Ronald L. Hansen , Brian E. Lindberg , Jerome M. Truppa , Donald J. Elloway , Duke K. Amaniampong
发明人： James C. Dunphy , Ronald L. Hansen , Brian E. Lindberg , Jerome M. Truppa , Donald J. Elloway , Duke K. Amaniampong
IPC分类号： G09G310
CPC分类号： H01J9/44 , G09G3/22 , G09G2310/066 , H01J2209/0223
摘要： A circuit and method for turning-on and turning-off elements of an field emission display (FED) device to protect against emitter electrode and gate electrode degradation. The circuit includes control logic having a sequencer which in one embodiment can be realized using a state machine. Upon power-on, the control logic sends an enable signal to a high voltage power supply that supplies voltage to the anode electrode. At this time a low voltage power supply and driving circuitry are disabled. Upon receiving a confirmation signal from the high voltage power supply, the control logic enables the low voltage power supply which supplies voltage to the driving circuitry. Upon receiving a confirmation signal from the low voltage power supply, or optionally after expiration of a predetermined time period, the control logic then enables the driving circuitry which drives the gate electrodes and the emitter electrodes which make up the rows and columns of the FED device. Upon power down, the control logic first disables the low voltage power supply, then the high voltage power supply. The above may occur upon each time the FED is powered-on and powered-off during the normal operational use of the display. By so doing, embodiments of the present invention reduce emitter electrode and gate electrode degradation by restricting electron emission from the emitter electrode directly to the gate electrode.
摘要翻译：用于场致发射显示器（FED）器件的导通和关断元件的电路和方法，以防止发射极电极和栅极电极劣化。电路包括具有定序器的控制逻辑，在一个实施例中可以使用状态机来实现。上电时，控制逻辑向向阳极提供电压的高电压电源发送使能信号。此时，低电压电源和驱动电路被禁用。在从高电压电源接收到确认信号时，控制逻辑使能向驱动电路提供电压的低压电源。当接收到来自低电压电源的确认信号时，或者可选地，在预定时间段期满之后，控制逻辑使能驱动构成FED装置的行和列的栅电极和发射电极的驱动电路。断电时，控制逻辑首先禁用低压电源，然后禁用高压电源。上述可能在每次FED在显示器的正常操作使用期间通电和断电时发生。通过这样做，本发明的实施例通过将发射电极的电子发射直接限制到栅电极来减少发射极电极和栅极电极的劣化。

IPRDB

热门服务

关于我们

友情链接

联系方式