会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明申请
    • Electrostatic Discharge Management Apparatus, Systems, and Methods
    • 静电放电管理装置,系统和方法
    • US20110298051A1
    • 2011-12-08
    • US13214044
    • 2011-08-19
    • Cong KhieuYanjun MaJaideep Mavoori
    • Cong KhieuYanjun MaJaideep Mavoori
    • H01L27/06H01L29/778
    • H01L27/0251
    • Apparatus, systems, and methods may include managing electrostatic discharge events by using a semiconductor device having a non-aligned gate to implement a snap-back voltage protection mechanism. Such devices may be formed by doping a semiconductor substrate to form a first conductive region as a well, forming one of a source region and a drain region in the well, depositing a layer of polysilicon on the substrate to establish a gating area that does not overlap the one of the source region and the drain region, and forming an integrated circuit supported by the substrate to couple to the one of the source region and the drain region to provide snap-back voltage operation at a node between the integrated circuit and the source or drain region. Additional apparatus, systems, and methods are disclosed.
    • 装置,系统和方法可以包括通过使用具有非对准栅极的半导体器件来管理静电放电事件以实现快速反向电压保护机制。 这样的器件可以通过掺杂半导体衬底以形成阱中的第一导电区域形成,形成阱中的源极区域和漏极区域之一,在衬底上沉积多晶硅层以建立栅极区域 与源极区域和漏极区域中的一个重叠,并且形成由衬底支撑的集成电路以耦合到源极区域和漏极区域中的一个,以在集成电路和漏极区域之间的节点处提供快速恢复电压操作 源极或漏极区。 公开了附加装置,系统和方法。
    • 4. 发明授权
    • Electrostatic discharge management apparatus, systems, and methods
    • 静电放电管理装置,系统和方法
    • US08022498B1
    • 2011-09-20
    • US11837810
    • 2007-08-13
    • Cong KhieuYanjun MaJaideep Mavoori
    • Cong KhieuYanjun MaJaideep Mavoori
    • H01L29/00
    • H01L27/0251
    • Apparatus, systems, and methods may include managing electrostatic discharge events by using a semiconductor device having a non-aligned gate to implement a snap-back voltage protection mechanism. Such devices may be formed by doping a semiconductor substrate to form a first conductive region as a well, forming one of a source region and a drain region in the well, depositing a layer of polysilicon on the substrate to establish a gating area that does not overlap the one of the source region and the drain region, and forming an integrated circuit supported by the substrate to couple to the one of the source region and the drain region to provide snap-back voltage operation at a node between the integrated circuit and the source or drain region. Additional apparatus, systems, and methods are disclosed.
    • 装置,系统和方法可以包括通过使用具有非对准栅极的半导体器件来管理静电放电事件以实现快速反向电压保护机制。 这样的器件可以通过掺杂半导体衬底以形成阱中的第一导电区域形成,形成阱中的源极区域和漏极区域之一,在衬底上沉积多晶硅层以建立栅极区域 与源极区域和漏极区域中的一个重叠,并且形成由衬底支撑的集成电路以耦合到源极区域和漏极区域中的一个,以在集成电路和漏极区域之间的节点处提供快速恢复电压操作 源极或漏极区。 公开了附加装置,系统和方法。
    • 5. 发明申请
    • CIRCUIT FOR CLASSIFYING SIGNALS
    • 分类信号电路
    • US20110169530A1
    • 2011-07-14
    • US12247098
    • 2008-10-07
    • Jaideep MavooriChris Diorio
    • Jaideep MavooriChris Diorio
    • H03K5/22
    • H03F1/0277H03F3/68
    • A circuit for classification of analog input signals, comprising an analog memory component, such as a floating gate, used to store a threshold value; a threshold detection module used to determine whether the analog input signal exceeds the threshold value; a time delay module used to delay a processing of the analog signal; a time-amplitude window calculation module used to determine whether an amplitude of the analog input signal is between a lower limit and an upper limit of an amplitude window; and an output module indicating whether the amplitude of the analog signal is between the lower and the upper limit, wherein the indication is used to determine whether the analog input signal belongs to one of a plurality of analog signal classes. The classification is implemented in the analog domain, eliminating the need for sampling and digitizing the analog signal, consequently minimizing circuit area and power.
    • 一种用于模拟输入信号分类的电路,包括用于存储阈值的诸如浮动栅极的模拟存储器组件; 用于确定模拟输入信号是否超过阈值的阈值检测模块; 用于延迟模拟信号的处理的延时模块; 时间幅度窗口计算模块,用于确定模拟输入信号的振幅是否在幅度窗口的下限和下限之间; 以及输出模块,其指示模拟信号的幅度是否在下限和上限之间,其中,所述指示用于确定模拟输入信号是否属于多个模拟信号类别中的一个。 分类在模拟域中实现,不需要对模拟信号进行采样和数字化,从而最小化电路面积和功率。
    • 6. 发明授权
    • Schottky junction diode devices in CMOS
    • CMOS中的肖特基结二极管器件
    • US07732887B2
    • 2010-06-08
    • US11387603
    • 2006-03-22
    • Yanjun MaRonald A. OliverTodd E. HumesJaideep Mavoori
    • Yanjun MaRonald A. OliverTodd E. HumesJaideep Mavoori
    • H01L31/07
    • H01L29/872H01L27/0629H01L27/0814H01L29/66143
    • A Schottky junction diode device having improved performance is fabricated in a conventional CMOS process. A substrate including a material doped to a first conductivity type is formed. A first well is disposed over the substrate. The first well includes a material doped to a second conductivity type opposite that of the first conductivity type. A region of metal-containing material is disposed over the first well to form a Schottky junction at an interface between the region of metal-containing material and the first well. In one embodiment, a first well contact is disposed in a portion of the first well. A second well is disposed over the substrate wherein the second well includes a material doped to the first conductivity type. In one embodiment, the first well and the second well are not in direct contact with one another.
    • 具有改进性能的肖特基结二极管器件是在常规CMOS工艺中制造的。 形成包括掺杂到第一导电类型的材料的衬底。 第一阱设置在衬底上。 第一阱包括掺杂到与第一导电类型相反的第二导电类型的材料。 含金属材料的区域设置在第一阱之上,以在含金属材料区域和第一阱之间的界面处形成肖特基结。 在一个实施例中,第一井接触设置在第一井的一部分中。 第二阱设置在衬底上,其中第二阱包括掺杂到第一导电类型的材料。 在一个实施例中,第一井和第二井不彼此直接接触。
    • 7. 发明授权
    • Circuit for classifying signals
    • 电路分类信号
    • US07525349B2
    • 2009-04-28
    • US11504390
    • 2006-08-14
    • Jaideep MavooriChris Diorio
    • Jaideep MavooriChris Diorio
    • H03K5/22
    • H03F1/0277H03F3/68
    • A circuit for classification of analog input signals, comprising an analog memory component, such as a floating gate, used to store a threshold value; a threshold detection module used to determine whether the analog input signal exceeds the threshold value; a time delay module used to delay a processing of the analog signal; a time-amplitude window calculation module used to determine whether an amplitude of the analog input signal is between a lower limit and an upper limit of an amplitude window; and an output module indicating whether the amplitude of the analog signal is between the lower and the upper limit, wherein the indication is used to determine whether the analog input signal belongs to one of a plurality of analog signal classes. The classification is implemented in the analog domain, eliminating the need for sampling and digitizing the analog signal, consequently minimizing circuit area and power.
    • 一种用于模拟输入信号分类的电路,包括用于存储阈值的诸如浮动栅极的模拟存储器组件; 用于确定模拟输入信号是否超过阈值的阈值检测模块; 用于延迟模拟信号的处理的延时模块; 时间幅度窗口计算模块,用于确定模拟输入信号的振幅是否在幅度窗口的下限和下限之间; 以及输出模块,其指示模拟信号的幅度是否在下限和上限之间,其中,所述指示用于确定模拟输入信号是否属于多个模拟信号类别中的一个。 分类在模拟域中实现,不需要对模拟信号进行采样和数字化,从而最小化电路面积和功率。