专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

DE602006020656D1 Verfahren zur Herstellung einer Kompositmembran mit dünner fluorhaltiger Polymerschicht 未知
公开(公告)号：DE602006020656D1
公开(公告)日：2011-04-28
申请号：DE602006020656
申请日：2006-05-18
申请人： FRANKEL THOMAS EDWARD , HONG-SUK KIM , KANG SEOUNGIL , RITTER TODD DAVID
发明人： FRANKEL THOMAS EDWARD , RITTER TODD DAVID , KANG SEOUNGIL , HONG-SUK KIM
IPC分类号： B01D71/36 , B01D67/00 , B01D69/12 , C02F3/20

2. 发明专利

AT501783T 未知
公开(公告)号：AT501783T
公开(公告)日：2011-04-15
申请号：AT06252601
申请日：2006-05-18
申请人： FRANKEL THOMAS EDWARD , RITTER TODD DAVID , KANG SEOUNGIL , HONG-SUK KIM
发明人： FRANKEL THOMAS EDWARD , RITTER TODD DAVID , KANG SEOUNGIL , HONG-SUK KIM
IPC分类号： B01D71/36 , B01D67/00 , B01D69/12 , C02F3/20
摘要： A multi-layer membrane includes a fluorine containing layer and a substrate which are joined by a primer layer or primer component added to the fluorine coating before its application and heat treatment in a multi-step technique. Fluorine containing layer applied by spray coating.

3. 发明授权

EP1724000B1 Method for producing a composite membrane with thin fluorine containing polymer layer 有权转让
标题翻译：一种制备复合膜与含有含氟聚合物的薄层的过程
公开(公告)号：EP1724000B1
公开(公告)日：2011-03-16
申请号：EP06252601.7
申请日：2006-05-18
申请人： Frankel, Thomas Edward , Ritter, Todd David , Kang, Seoungil , Hong-suk, Kim
发明人： Frankel, Thomas Edward , Ritter, Todd David , Kang, Seoungil , Hong-suk, Kim
IPC分类号： B01D71/36 , B01D69/12 , B01D67/00 , C02F3/20
CPC分类号： B01F3/04269 , B01F2003/04297 , B01F2003/04404

4. 发明授权

US09871055B1 Vertical-type memory device 有权
公开(公告)号：US09871055B1
公开(公告)日：2018-01-16
申请号：US15462933
申请日：2017-03-20
申请人： Phil-ouk Nam , Sung-gil Kim , Ji-hoon Choi , Seul-ye Kim , Jae-young Ahn , Hong-suk Kim
发明人： Phil-ouk Nam , Sung-gil Kim , Ji-hoon Choi , Seul-ye Kim , Jae-young Ahn , Hong-suk Kim
IPC分类号： H01L27/115 , H01L27/11582 , H01L27/11556 , H01L29/78 , H01L27/1157
CPC分类号： H01L27/11582 , H01L27/11556 , H01L27/1157 , H01L29/7827
摘要： A vertical-type memory device may include a channel layer vertically extending on a substrate, a ground selection transistor at a side of the channel layer on the substrate, the ground selection transistor including a first gate insulation portion and a first replacement gate electrode, an etch control layer on the first replacement gate electrode, and a memory cell on the etch control layer, the memory cell including a second gate insulation portion and a second replacement gate electrode. The etch control layer may include a polysilicon layer doped with carbon, N-type impurities, or P-type impurities, or may include a polysilicon oxide layer comprising carbon, N-type impurities, or P-type impurities. A thickness of the first replacement gate electrode may be the same as a thickness of the second replacement gate electrode, or the first replacement gate electrode may be thicker than the second.

5. 发明授权

US08460999B2 Non-volatile memory devices with multiple layers having band gap relationships among the layers 有权
标题翻译：具有层之间具有带隙关系的多层的非易失性存储器件
公开(公告)号：US08460999B2
公开(公告)日：2013-06-11
申请号：US13067405
申请日：2011-05-31
申请人： Seung-Jae Baik , Hong-Suk Kim , Si-Young Choi , Ki-Hyun Hwang , Sang-Jin Hyun
发明人： Seung-Jae Baik , Hong-Suk Kim , Si-Young Choi , Ki-Hyun Hwang , Sang-Jin Hyun
IPC分类号： H01L21/336
CPC分类号： H01L29/792 , H01L21/28282 , H01L29/42348 , H01L29/513 , H01L29/66833
摘要： A nonvolatile memory device may include: a tunnel insulating layer on a semiconductor substrate; a charge storage layer on the tunnel insulating layer; a blocking insulating layer on the charge storage layer; and a control gate electrode on the blocking insulating layer. The tunnel insulating layer may include a first tunnel insulating layer and a second tunnel insulating layer. The first tunnel insulating layer and the second tunnel insulating layer may be sequentially stacked on the semiconductor substrate. The second tunnel insulating layer may have a larger band gap than the first tunnel insulating layer. A method for fabricating a nonvolatile memory device may include: forming a tunnel insulating layer on a semiconductor substrate; forming a charge storage layer on the tunnel insulating layer; forming a blocking insulating layer on the charge storage layer; and forming a control gate electrode on the blocking insulating layer.
摘要翻译：非易失性存储器件可以包括：半导体衬底上的隧道绝缘层; 隧道绝缘层上的电荷存储层; 电荷存储层上的阻挡绝缘层; 以及在所述阻挡绝缘层上的控制栅电极。隧道绝缘层可以包括第一隧道绝缘层和第二隧道绝缘层。第一隧道绝缘层和第二隧道绝缘层可以顺序堆叠在半导体衬底上。第二隧道绝缘层可以具有比第一隧道绝缘层更大的带隙。非易失性存储器件的制造方法可以包括：在半导体衬底上形成隧道绝缘层; 在隧道绝缘层上形成电荷存储层; 在电荷存储层上形成阻挡绝缘层; 以及在所述阻挡绝缘层上形成控制栅电极。

6. 发明授权

US08435877B2 Methods of manufacturing semiconductor devices 有权
标题翻译：制造半导体器件的方法
公开(公告)号：US08435877B2
公开(公告)日：2013-05-07
申请号：US13227799
申请日：2011-09-08
申请人： Jun-Kyu Yang , Hong-Suk Kim , Ju-Yul Lee , Ki-Hyun Hwang , Jae-Young Ahn
发明人： Jun-Kyu Yang , Hong-Suk Kim , Ju-Yul Lee , Ki-Hyun Hwang , Jae-Young Ahn
IPC分类号： H01L21/28
CPC分类号： H01L21/28247 , H01L21/28273 , H01L21/764 , H01L27/11568
摘要： A semiconductor device includes gate structures including a tunnel insulating layer pattern, a floating gate, a dielectric layer pattern and a control gate sequentially disposed on a substrate. The control gate includes an impurity doped polysilicon layer pattern and a metal layer pattern. The gate structures are spaced apart from each other on the substrate. A capping layer pattern is disposed on a sidewall portion of the metal layer pattern and includes a metal oxide. An insulating layer covers the gate structures and the capping layer pattern. The insulating layer is formed on the substrate and includes an air-gap therein.
摘要翻译：半导体器件包括栅极结构，其包括顺序地设置在衬底上的隧道绝缘层图案，浮动栅极，电介质层图案和控制栅极。控制栅极包括杂质掺杂多晶硅层图案和金属层图案。栅极结构在衬底上彼此间隔开。覆盖层图案设置在金属层图案的侧壁部分上并且包括金属氧化物。绝缘层覆盖栅极结构和覆盖层图案。绝缘层形成在基板上并且在其中包括气隙。

7. 发明授权

US08173729B2 Photosensitive resin composition 有权
标题翻译：感光树脂组合物
公开(公告)号：US08173729B2
公开(公告)日：2012-05-08
申请号：US12714837
申请日：2010-03-01
申请人： Hyoc-min Youn , Byung-uk Kim , Ki-hyuk Koo , Tae-hoon Yeo , Joo-pyo Yun , Hong-dae Shin , Sang Hoon Lee , Dong-myung Kim , Su-youn Choi , Jin Sun Kim , Chang-Min Woo , Hong-Suk Kim
发明人： Hyoc-min Youn , Byung-uk Kim , Ki-hyuk Koo , Tae-hoon Yeo , Joo-pyo Yun , Hong-dae Shin , Sang Hoon Lee , Dong-myung Kim , Su-youn Choi , Jin Sun Kim , Chang-Min Woo , Hong-Suk Kim
IPC分类号： C08K5/3447 , C08K5/3492 , C08K5/3435
CPC分类号： G03F7/031 , G02F1/133345
摘要： The present invention relates to a photosensitive resin composition, particularly to a photosensitive resin composition for forming an interlayer organic insulating film for TFT-LCD, comprising 0.01 to 20 wt % of UV stabilizer or radical scavenger. The photosensitive resin composition of the present invention can be used for forming an interlayer organic insulating film for TFT-LCD to improve active unfilled area upon over exposure in liquid crystal photo-alignment process, can easily control resolution of pattern, and is particularly suitable for forming a planarization layer of an interlayer organic insulating film.
摘要翻译：本发明涉及一种感光性树脂组合物，特别涉及用于形成TFT-LCD用层间有机绝缘膜的感光性树脂组合物，其含有0.01〜20重量％的UV稳定剂或自由基清除剂。本发明的感光性树脂组合物可用于形成用于TFT-LCD的层间有机绝缘膜，以在液晶光取向过程中过度曝光时改善活性未填充区域，可以容易地控制图案的分辨率，并且特别适用于形成层间有机绝缘膜的平坦化层。

8. 发明申请

US20120064707A1 METHODS OF MANUFACTURING SEMICONDUCTOR DEVICES 有权
标题翻译：制造半导体器件的方法
公开(公告)号：US20120064707A1
公开(公告)日：2012-03-15
申请号：US13227799
申请日：2011-09-08
申请人： Jun-Kyu YANG , Hong-Suk Kim , Ju-Yul Lee , Ki-Hyun Hwang , Jae-Young Ahn
发明人： Jun-Kyu YANG , Hong-Suk Kim , Ju-Yul Lee , Ki-Hyun Hwang , Jae-Young Ahn
IPC分类号： H01L21/28
CPC分类号： H01L21/28247 , H01L21/28273 , H01L21/764 , H01L27/11568
摘要： A semiconductor device includes gate structures including a tunnel insulating layer pattern, a floating gate, a dielectric layer pattern and a control gate sequentially disposed on a substrate. The control gate includes an impurity doped polysilicon layer pattern and a metal layer pattern. The gate structures are spaced apart from each other on the substrate. A capping layer pattern is disposed on a sidewall portion of the metal layer pattern and includes a metal oxide. An insulating layer covers the gate structures and the capping layer pattern. The insulating layer is formed on the substrate and includes an air-gap therein.
摘要翻译：半导体器件包括栅极结构，其包括顺序地设置在衬底上的隧道绝缘层图案，浮动栅极，电介质层图案和控制栅极。控制栅极包括杂质掺杂多晶硅层图案和金属层图案。栅极结构在衬底上彼此间隔开。覆盖层图案设置在金属层图案的侧壁部分上并且包括金属氧化物。绝缘层覆盖栅极结构和覆盖层图案。绝缘层形成在基板上并且在其中包括气隙。

9. 发明授权

US07973355B2 Nonvolatile memory devices with multiple layers having band gap relationships among the layers 有权
标题翻译：具有层之间具有带隙关系的多层的非易失性存储器件
公开(公告)号：US07973355B2
公开(公告)日：2011-07-05
申请号：US12216945
申请日：2008-07-14
申请人： Seung-Jae Baik , Hong-Suk Kim , Si-Young Choi , Ki-Hyun Hwang , Sang-Jin Hyun
发明人： Seung-Jae Baik , Hong-Suk Kim , Si-Young Choi , Ki-Hyun Hwang , Sang-Jin Hyun
IPC分类号： H01L29/792
CPC分类号： H01L29/792 , H01L21/28282 , H01L29/42348 , H01L29/513 , H01L29/66833
摘要： A nonvolatile memory device may include: a tunnel insulating layer on a semiconductor substrate; a charge storage layer on the tunnel insulating layer; a blocking insulating layer on the charge storage layer; and a control gate electrode on the blocking insulating layer. The tunnel insulating layer may include a first tunnel insulating layer and a second tunnel insulating layer. The first tunnel insulating layer and the second tunnel insulating layer may be sequentially stacked on the semiconductor substrate. The second tunnel insulating layer may have a larger band gap than the first tunnel insulating layer. A method for fabricating a nonvolatile memory device may include: forming a tunnel insulating layer on a semiconductor substrate; forming a charge storage layer on the tunnel insulating layer; forming a blocking insulating layer on the charge storage layer; and forming a control gate electrode on the blocking insulating layer.
摘要翻译：非易失性存储器件可以包括：半导体衬底上的隧道绝缘层; 隧道绝缘层上的电荷存储层; 电荷存储层上的阻挡绝缘层; 以及在所述阻挡绝缘层上的控制栅电极。隧道绝缘层可以包括第一隧道绝缘层和第二隧道绝缘层。第一隧道绝缘层和第二隧道绝缘层可以顺序堆叠在半导体衬底上。第二隧道绝缘层可以具有比第一隧道绝缘层更大的带隙。非易失性存储器件的制造方法可以包括：在半导体衬底上形成隧道绝缘层; 在隧道绝缘层上形成电荷存储层; 在电荷存储层上形成阻挡绝缘层; 以及在所述阻挡绝缘层上形成控制栅电极。

10. 发明申请

US20100319330A1 BURNER FOR DIESEL PARTICULATE FILTER REGENERATION 审中-公开
标题翻译：燃烧器用于柴油颗粒过滤器再生
公开(公告)号：US20100319330A1
公开(公告)日：2010-12-23
申请号：US12568893
申请日：2009-09-29
申请人： Soon Chul Hong , Hong Suk Kim
发明人： Soon Chul Hong , Hong Suk Kim
IPC分类号： F01N3/025
CPC分类号： F01N3/0256 , F01N2240/28
摘要： Provided is a burner using electric discharge as an ignition source such as arc or plasma rotating with flow, and more particularly, to a DPF regenerating burner that improves ignition performance of the burner by having a metal ball on a conical electrode surface where electricity is discharged, inducing accurate electric discharge through a metal ball, and supplying a fuel-air mixture toward the metal ball. The DPF regeneration burner includes a fuel-air mixture supplying unit having an injecting unit be connected to a reaction unit to supply the fuel-air mixture to the reaction unit; and a metal ball on a circumference of the electrode to ignite the injected fuel-air mixture. The DPF regenerating burner generates electric discharge in an electrode surface where a metal ball is located. The ignition performance is improved by accurately supplying a fuel-air mixture at a location where the electric discharge is generated.
摘要翻译：提供一种使用放电作为点火源的燃烧器，例如电弧或等离子体流动旋转，更具体地说，涉及一种DPF再生燃烧器，其通过在排出电力的圆锥形电极表面上具有金属球来改善燃烧器的点火性能通过金属球引起精确的放电，并向金属球供给燃料 - 空气混合物。 DPF再生燃烧器包括燃料 - 空气混合物供应单元，其具有连接到反应单元以将燃料 - 空气混合物供应到反应单元的注入单元; 以及在电极的圆周上的金属球以点燃喷射的燃料 - 空气混合物。 DPF再生燃烧器在金属球所在的电极表面产生放电。通过在产生放电的位置准确地供给燃料 - 空气混合物来提高点火性能。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式