专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2005116837A1 AUTOMATIC CACHING GENERATION IN NETWORK APPLICATIONS 审中-公开
标题翻译：网络应用中的自动高速缓存生成
公开(公告)号：WO2005116837A1
公开(公告)日：2005-12-08
申请号：PCT/CN2004/000538
申请日：2004-05-26
申请人： INTEL CORPORATION , DAI, Jinquan , HARRISON, Luddy , LI, Long , HUANG, Bo
发明人： DAI, Jinquan , HARRISON, Luddy , LI, Long , HUANG, Bo
IPC分类号： G06F12/00
CPC分类号： G06F12/0842 , G06F8/4442 , G06F12/0893
摘要： Automatic software controlled caching generations in network applications are described herein. In one embodiment, a candidate representing a plurality of instructions of a plurality of threads that perform one or more external memory accesses is identified, where the external memory accesses have a substantially identical base address. One or more directives and/or instructions are inserted into an instruction stream corresponding to the identified candidate to maintain contents of at least one of a content addressable memory (CAM) and local memory (LM) of a processor, and to modify at least one of the external memory access to access at least one of the CAM and LM of the processor without having to perform the respective external memory access. Other methods and apparatuses are also described.
摘要翻译：本文描述了网络应用中自动软件控制的缓存世代。在一个实施例中，识别表示执行一个或多个外部存储器访问的多个线程的多个指令的候选者，其中外部存储器访问具有基本上相同的基地址。将一个或多个指令和/或指令插入与所识别的候选对应的指令流中，以维持处理器的内容可寻址存储器（CAM）和本地存储器（LM）中的至少一个的内容，并修改至少一个的外部存储器访问以访问处理器的CAM和LM中的至少一个，而不必执行相应的外部存储器访问。还描述了其它方法和装置。

2. 发明申请

WO2005050451A1 MEMORY ACCESS INSTRUCTION VECTORIZATION 审中-公开
标题翻译：存储器访问指令验证
公开(公告)号：WO2005050451A1
公开(公告)日：2005-06-02
申请号：PCT/CN2003/000989
申请日：2003-11-24
申请人： INTEL CORPORATION , INTEL CHINA LTD. , HUANG, Bo , LI, Long, (Paul) , DAI, Jinquan, (Jason) , HARRISON, Luddy, (Williams)
发明人： HUANG, Bo , LI, Long, (Paul) , DAI, Jinquan, (Jason) , HARRISON, Luddy, (Williams)
IPC分类号： G06F12/00
CPC分类号： G06F8/41
摘要： A compilation method includes converting memory access instructions that read or write less than a minimum data access unit (MDAU) to memory access instructions that read or write a multiple of the minimum data access unit, converting the memory access instructions into a format including a base address plus an offset, grouping subsets of the converted memory access instructions into partitions, and vectorizing the converted memory access instructions in the subsets that match instruction patterns.
摘要翻译：编译方法包括将读取或写入小于最小数据存取单元（MDAU）的存储器访问指令转换成读或写最小数据访问单元的倍数的存储器访问指令，将存储器访问指令转换成包括基底地址加偏移，将转换的存储器访问指令的子集分组成分区，以及对与指令模式匹配的子集中的转换的存储器访问指令进行向量化。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式